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1. ABSTRACT
This thesis investigates the plausibility of designing and developing a versatile, reusable,
high speed interface for custom computing applications, based on the Peripheral
Component Interface (PCI) Bus. A PCI I/O board was developed, utilizing mainly
Complex Programmable Logic Devices (CPLD's), which included a custom Direct
Memory Access (DMA) Controller to take advantage of the unique feature set of the PCI
bus. The arbitration mechanisms and performance characteristics of the PCI bus are taken
advantage of in order to achieve a maximum burst throughput rate of 66 Megabytes per
second. Performance characteristics of the I/O board are analyzed for two separate PCI
host systems. In the faster of the two systems, a 166MHz Pentium PC, a maximum
aggregate throughput rate of 54 Megabytes per second for PCI burst writes was achieved.
In all cases throughput increased as a function of transfer size. Due to buffering
implementations in the host systems write performance was always superior to read
performance.
In addition to exceptional throughput capability, this implementation provides a design
engineer with a versatile interface which can be mated to a number of high performance
applications. The PCI I/O board's external interface is implemented with a CPLD which
can be quickly and easily modified to meet the needs of practically any custom interface
without decreasing PCI bus performance. Using the on-board latency timer and
programmable FIFO's the board can be fine tuned to meet a variety of application
requirements.
The two main design goals were to provide unlimited bursting capability and to transfer
32-bits of data on every clock. The first was achieved through the implementation of a
32-bit burst Transfer Count register. The second goal had to be reduced by 50% due to a
timing margin violation discovered during board debug.
Rochester Institute ofTechnology Computer Science Department
1. ABSTRACT 3
2. INTRODUCTION AND BACKGROUND 5
2.1. PlatformSelection 5
2.2. DesignGoals 6
2.3. TechnicalOverview 8
2.3.1. Custom Hardware. 8
2.3.2. Validation Software 9
2.4. SystemSpecification 10
2.4.1. System ArchitecturalBlockDiagram 10
2.4.2. PCI I/OBoardArchitecturalBlockDiagram 12
2.4.3. EquipmentConfiguration 13
3. FUNCTIONAL SPECIFICATION 13
3.1. Hardware Specification 13
3.1.1. Compatibility 13
3.1.2. PCI Interface 14
3.1.3. DMA Controller 15
3.1.3.1. DMA SourceAddress Register 16
3.1.3.2. DMA Transfer Count Register 16
3.1.3.3. DMA Command/Status Register 17
3.1.3.4. DMANext ChainAddress Pointer Register 19
3.1.4. On-boardData Flow Control 19
3.1.5. PCI Configuration Region 20
3.1.6. ParallelData Interface 20
3.1.7. JTAG Interface 21
3.2. Software Specification 21
3.2.1. Compatibility 21
3.2.2. PCIPlugn Play Usage 21
3.2.3. DMA ControllerProgramming 21
3.2.3.1. Programming the DMAC inNormal Mode 21
3.2.3.2. Programming the DMAC in ChainingMode 22
4. ANALYSIS. 23
4.1. PerformanceMeasurement 23
4.1.1. LogicAnalyzerMeasurement 24
4.1.2. Programmable Interval TimerMeasurement 24
4.1.3. PerformanceData 25
4.2. Adherence toGoals andProblemsEncountered 34
4.2.1. GoalsAchieved. 35
4.2.2. TransferRateProblem 35
4.2.3. Transfer Count Problem 36
4.3. Potential Improvements and follow-upwork 37
5. APPENDIX 39
5.1. AppendixA -Glossary 40
5.2. AppendixB- Schematics 43
5.3. AppendixC- ProgrammableLogic SourceCode 51
5.3.1. PCICTRLPLD 52
5.3.2. DMACPLD 64
5.3.3. DECODEPLD 72
5.3.4. PARIO PLD 94
5.4. BIBLIOGRAPHY 101
6. ENDNOTES 104
Rochester Institute ofTechnology Computer Science Department
2. Introduction and Background
2.1. Platform Selection
Many of today's computer based imaging applications, such as printing, scanning,
and video rendering, require large amounts of data to be moved very quickly. The
main requirement is to move data between a main memory resource (typically
Dynamic Random Access Memory (DRAM)) and a specific, often custom,
Input/Output (I/O) Interface. This thesis provides a Personal Computer (PC)
based mechanism for high speed data transfer between system DRAM and a first-
in-first-out (FIFO) Memory system. To perform this task a Peripheral Component
Interconnect (PCI) add-in card was developed which may be easily interfaced to a
variety of custom I/O subsystems using programmable logic. In fact a logic device
has been provided which may be modified to meet a designers specific needs. It
should be noted that although this design is targeted for a PC add-in card the PCI
bus has spread to a variety of other systems with the same electrical characteristics
but different mechanical requirements. There are numerous examples such as PCI
Mezzanine Card (PMC) which is used for industrial bus (VME, Multibus)
expansion, PowerPC platforms from Apple, Motorola, or IBM, etc.. This design
could be easily reused for these other system architectures without modifying any
of the logic design. A modification of the mechanical form-factor would enable
this design to function gracefully in these environments.
An embedded systems designer has a wide range of "platform" or Bus Choices
today. Multibus II, Multibus, and VME are a few of the more prevalent
"industrial" busses currently available. The problem with systems based on these
busses is that they tend to be expensive and often have long development cycles.
It becomes necessary to purchase multiple boards for various system requirements,
or to design your entire system on a single board or set of boards. The PC,
however, provides a wide range of commonly used features such as parallel ports,
serial ports, and high quality video graphics. Recently Personal Computers have
been migrating into a larger number of industrial or embedded applications. This is
due to the fact that PC's are becoming more and more ubiquitous causing their
price/performance ratio to become smaller and smaller which in turn makes them
much more attractive to designers of low volume applications. This trend has,
over the last few years, enabled Original Equipment Manufacturers (OEMs) to
leverage the PC volume manufacturing for a growing number of embedded
systems. Their utilization covers the full spectrum, from using PC-type Chip-sets
and microprocessors and designing them onto a custom board within a system, to
actually embedding an entire PC (with or without chassis) into a larger system. In
all cases the goal is to take advantage of the hardware price/performance and/or
the vast amount of software that is currently available for PC-type machines. One
of the compelling reasons for utilizing a PC in an embedded environment is the
availability and ease ofuse of a Graphical User Interface (GUI). Historically when
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designing an embedded system one of the most difficult tasks has been
implementing an elegant operator interface. Development of graphical interfaces
was typically custom leading to interface models which were difficult to develop,
and often cumbersome to use. Additionally there was no standard look or feel
between applications. With a PC Platform the Video interface is free, along with
widely available development environments for graphical interfaces.
In the past, the main drawback of the PC for many embedded applications was
limited performance. Today's Industry Standard Architecture (ISA) Bus has
remained essentially the same since IBM came out with the PC-AT and has a
maximum bandwidth of just over five Megabytes Per Second Additionally,
having multiple masters of an ISA Bus is cumbersome and inefficient. In order to
perform DMA type operations the Central Processing Unit (CPU) was put into a
hold state and no concurrent operations could take place between the CPU and
alternate masters. The enhanced version of this bus (developed by a consortium
led by COMPAQ) which increased the data bus width from 16 to 32 bits and was
named EISA, for Enhanced ISA, has a theoretical bandwidth of 33 Megabytes Per
Second, and provides a somewhat more robust method of handling multiple
masters2The advent of the PCI Bus, which is 32 bits wide and has a theoretical
maximum bandwidth of 132 Megabytes Per Second, has enabled embedded system
designers to utilize the Personal Computer in a much larger number of applications
which require higher bandwidth. High speed burst transactions and multiple
masters are gracefully provided for in the PCI Specification. The PCI Bus
architecture was developed in such a way that it is decoupled from the CPU thus
enabling concurrent operation between the CPU and alternate PCI masters.
One of the most common areas requiring high data throughput for embedded
systems is imaging. Video applications must be clear and crisp and look pleasing
to the eye. Documents and printing plates must be rendered rapidly, and often one
document must be scanned in while another one is being printed out, and perhaps
another one is being manipulated by a variety of image processing algorithms in
preparation for print-out. Often there may be multiple events occurring which
each require a throughput of greater than 20 Megabytes Per Second. This is
clearly beyond the capability of either ISA or EISA. In the past the Personal
Computer was not an option for this type of application. Today the PCI Bus
provides a robust interface which enables multiple masters to utilize the high
bandwidth bus.
2.2. Design Goals
The overall objective of this investigationwas to design and implement a PCI Add-
in-Board based upon a custom Direct Memory Access (DMA) Controller. This
technique was chosen because a DMA Controller requires less programming
overhead than a CPU solution, is less complex, and more efficient for data
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movement operations. The most unique aspect of the DMA Controller designed
for this thesis is the ability to perform very large numbers of data transactions per
burst. Most typical DMA Controllers provide burst counts of four or less. The
performance goal was to operate at a burst data transfer rate approaching the
theoretical maximum throughput bandwidth of the PCI Bus. The aggregate rate
would be somewhat slower depending upon bandwidth utilization by other
potential PCI Bus initiators (e.g. Host CPU, other PCI add-in cards, etc.). Actual
system throughput is ultimately determined by the performance of the PCI
implementation and DRAM Subsystem within the host PC System as well as the
efficiency of this design.
In addition to throughput performance, a goal of this development was to provide
a solution which required very little CPU programming overhead. If the software
necessary to control the DMAC was too complex and cumbersome the
performance achieved may not be worth the overhead involved. To accomplish
this goal, a small effective register set was implemented. Additionally both Normal
and Chained DMA transfers are supported to further reduce software complexity.
A secondary goal of this thesis was to enable other design engineers to utilize the
PCI portion of this design and customize the I/O interface to their own specific
requirements. A functional interface was designed for evaluation purposes, but
ultimately the PCI I/O board must be malleable enough to be incorporated into an
actual application. More than twenty-two signals, including 8-data bits, are
available within a single CPLD device to provide a design engineer with resources
to implement a robust custom parallel interface.
Another unique aspect of this implementation is that it is suitable for applications
which are considered low volume and high performance in the personal computer
industry. In many instances an off-the-shelf solution is not suitable, and
developing an ASIC is cost prohibitive. The solution proposed here is more
expensive than an off-the-shelf solution, but much lower cost than an ASIC
implementation for small volumes. For an application which would utilize
hundreds of thousands of units, an ASIC may indeed be a less expensive overall
solution. This implementation could be ported to an ASIC design if so desired.
This thesis focuses on the DMA Controller and PCI Bus Interface Implementation
including the data path from the PCI Bus to the on-board FIFO Subsystem.
Details of some of the surrounding logic such as the PCI Configuration Region,
which is a general PCI requirement and not inherently unique, are considered
beyond the scope of this thesis.
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2.3. Technical Overview
This section provides the details of the development portion of this thesis. It is
broken down into two subsections Hardware Development, and Validation
Software. The goals and reasons for the thesis are described.
2.3.1. Custom Hardware
Complex Programmable Logic Devices (CPLD's) manufactured by Altera
Corporation were selected as the logical interface to the PCI Bus and as
the basis for a custom DMA Controller developed explicitly for this
application. The PCI add-in card does not contain a microprocessor, but is
programmed by the Personal Computer's host processor. Once
programmed, the DMA Controller acts as a PCI Initiator orBusMaster. It
has the ability to initiate PCI Bus Cycles and perform high speed data
transfers between main system memory and the on-board FIFO memory
buffer data store. Once on the PCI Interface Board Data is moved between
the FIFO and a custom bi-directional I/O interface designed specifically to
demonstrate the functionality of this approach. The FIFO memory may be
read from and written to at the same time. For example, when a DMA
transfer is taking place such that data is being written from system memory
into the on-board FIFO's, data may also be moved from the on-board
FIFO's to an external device such as a laser marking engine. In a "real-
life"
application the I/O interface would be designed to match whatever
device the PCI add-in card was delivering data to or receiving data from.
The intent here was to utilize the bandwidth available on the PCI bus in as
efficient a manner as possible assuming that the device developed here was
the highest priority device in the system. This requirement precluded the
use of any currently available off-the-shelf DMA Controllers. This
requirement meant that a device specifically designed to operate with the
PCI bus was required. Some of the unique performance features of the
DMA Controller developed for this thesis are:
Seamless Logical Interface to the PCI Bus
VirtuallyUnlimited Bursting Capability (4 Gig Burst Count)
Fly-by mode optimized for DRAM-FIFO Interface
4 Gigabyte Addressing Capability
The items designed and/or developed for the Hardware Development
portion of this thesis are as follows:
1) Hierarchical Schematic Entryfor boarddesign
2) LogicDesign & Syntehesis ofPCIDMA Controller
Functionality
3) LogicDesign & Synthesis ofPCIBurstBusMaster & Slave
Interfaces
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4) Logic Design & Synthesis ofFIFO Input/Output Interface
5) *Layout, Routing, andManufacture ofPrintedCircuitBoard
6) Debug andAnalysis ofPrinted Circuit Board
*This is a Purchased Service handled by a manufacturing facility.
2.3.2. Validation Software
The Validation software consists of a series of tests to show how the PCI
I/O board performs from a data movement standpoint. These tests
demonstrate functionality in addition to enabling performance
measurement. There is a test for each one of the four possible modes of
operation for the board as follows:
Normal Mode Input
NormalMode Output
Chaining Mode Input
ChainingMode Output
The direction of the each of the Modes refers to the direction of data
movement with respect to an external device. In input mode data is
transferred from the on-board FIFO memory subsystem to the host PC's
DRAM subsystem (MemoryWrite Operation with respect to the PCI Bus).
In output mode data is transferred from DRAM to the on-board FIFO
memories (Memory Read Operation with respect to the PCI Bus). The
objective of the software is to provide a mechanism to evaluate
functionality and overall board performance. The software is written in
such a manner that the PCI I/O board will attempt to operate as fast as
possible for user specified data sizes. Since the data transfer size capability
of the add-in card is 4Gigabytes, the actual data transfer size is bounded
only by the amount ofmemory in the PC. Actual throughput is measured
with both a logic analyzer and with an internal software timer. This
correlation demonstrates the accuracy of the performance analysis.
The software utilizes the on-board PCI Configuration Register information
to determine the base address of the PCI I/O board. The on-board DMA
Controller is then programmed to perform a specified number of 32-bit
wide transfers between main memory and the PCI add-in board. The
direction may be selected as input (as would be the case for a scanner type
operation) or as output (as would be the case for a marking type
operation). The DMA transfer process is initiated by programming the
DMA Control register in either chaining or normal mode as described in
the preceding sections. Upon completion of the DMA process an interrupt
provides notification that the transfer has finished.
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The goal of the evaluation process is not to investigate or analyze
operating system latency issues, but to simply determine the performance
of the hardware subsystem within a given PC environment. Since the PCI
I/O board has no microprocessor, and therefore no software to execute, it
is beyond the scope of this investigation to attempt to analyze operating
system dependencies of the host system being tested. Additionally the
portion of the design that is performance critical is the board's ability to
move data between system memory and the local on-board FIFO's. The
interface between the on-board FIFO's and the external world (scanner,
marking engine, etc.) is typically custom and/or specific to the particular
interface device. The external interface for this demonstration vehicle is
implemented as a simple 8-bit wide differential handshaken bus. For this
design to be used in a real application it would be the designer's
responsibility to customize that portion of the design to interface
requirements of the peripheral being accessed. This interface could be any
number ofbits wide depending upon the device chosen. Typically the PCI
portion of the design will be considerably faster than the input or output
device. Because of this it is beyond the scope of this investigation to
analyze the data throughput between the on-board FIFO's and an external
device. It should be obvious that the maximum aggregate bandwidth to an
external device would be something less than the maximum achieved across
the PCI bus depending on the type ofdrivers and connection used.
In reality the test software is quite simple. It is responsible for
programming the DMA Controller, and then waiting. It does nothing until
an interrupt occurs to terminate the cycle.
2.4. System Specification
This section provides an architectural description of the development portion of
this thesis. A detailed description of the hardware functionality is provided
including block diagrams which show bus organization and data flow paths. A
description of the development equipment is provided.
2.4.1. System Architectural Block Diagram
The following diagram describes the overall architecture of a standard PCI
Based Personal Computer System. Two systems using this architecture
were used to test the final finished prototype boards.
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Processor Bus
Diagram 2.1 : PCI System Architectural Block Diagram
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2.4.2. PCI I/O Board Architectural Block Diagram
The following diagram describes the architecture of the proposed PCI I/O
board. This block diagram is the first step of the hierarchical top-down
design.
Diagram 2.2: PCI I/O Controller Board Block Diagram
Wide [ Custom 8-bit I/O
FIFO
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2.4.3. Equipment Configuration
Hardware Development and Analysis Tools:
DataioDash6 Schematic Entry.
Dataio ABEL6LogicDevelopment Software
TimingDesigner Professionalfrom Chronology Corporation
HewlettPackard 1654B LogicAnalyzer
Tektronix Oscilloscope
Software Development Tools:
BorlandC++ Version 4.2
Performance Analysis System:
IntelPentium 100 (100MHzPentium ProcessorBasedPCIDesktop
System using 82430NXPCIset Chip-set)
- Intel Pentium 166 (100MHz Pentium Processor BasedPCIDesktop
System using 82430FXPCIset Chip-set)
3. Functional Specification
An overall description and definition of the Development portion of this thesis is provided.
Operational and implementation details are described to enable the reader to understand
the system that has been developed. A top-down approach is used to describe the overall
system with very specific information provided for the most important aspects of the
development.
3.1. Hardware Specification
This section provides a detailed look at the operation of the development portion
of this thesis. Operation of the PCI I/O board is explained and actual
implementation details are provided where required for clarity.
3.1.1. Compatibility
The PCI I/O Board is PCI Bus Compatible as defined within the PCI
Local Bus Specification Revision 2.1 dated June 1, 1995 as an
Initiator/Target (Master/Slave) Device. Mechanically the Board follows
the PCI Local Bus Specification for a 32-bit Standard length expansion
card. The only known deviation from this document is that the length of
the card will be considerably shorter than a standard full length PCI
expansion card.
13
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3.1.2. PCI Interface
The PCI Interface is implemented via multiple Altera EPX780 Field
Programmable Gate Array (FPGA) Logic devices. The board is capable of
being a PCI Initiator or Target, and is 32-bit PCI compatible. As a Target
(Slave) the board is capable of responding to I/O Read, I/O Write,
Configuration Read, and Configuration Write Cycles as defined in the PCI
Bus Specification. In Initiator (Master) mode the PCI I/O board is capable
of performing Memory Read and Memory Write Cycles. It is Initiator
mode that is the focus of this board design. Every attempt has been made
to make both the Memory Write and Memory Read operations take place
as rapidly and efficiently as possible. The unique DMA Controller
implementation, which takes full advantage of the PCI Burst Bus
functionality, provides a very high bandwidth mechanism for data transfer
across the PCI Bus. A state machine technique has been used within the
programmable logic to control both Initiator mode cycle generation, and
Target mode response. Diagram 3.1 below shows the design of the state
machine in a graphical format:
Slave Diagram 3.1: PCI State Machine
Single
14
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3.1.3. DMA Controller
The single channel Fly-by DMA (Direct Memory Access) Controller is
implemented with an Altera EPX780 device and a series ofdiscrete counter
circuits. The performance goal for the DMA controller design was to be
capable of performing 32-bit burst accesses across the PCI Bus in 0-wait
states per data phase (maximum theoretical throughput is therefore 132
MBytes/Second). One of the most interesting performance features of this
DMA Controller is the burst transfer mechanism. Most DMA Controllers
are capable ofbursting a fixed number of data elements per address phase.
Typical High Speed DMA Controllers are capable of bursting four data
elements. The PCI Bus however is not bound by a number of data phases
per transaction. The theoretical maximum is infinite. This DMA controller
takes full advantage of this bus feature and is capable ofbursting up
232
or
4G data elements. This feature is somewhat impractical in today's
computers, but the advantages ofbeing able to burst 32 or 64 or even 256
Quad Word Data elements are quite apparent. Much of the overhead for
typical bus transactions takes place during the addressing phase of the
cycle. If 1 Megabyte of data must be transferred and only 4 bytes of data
may be transferred for each address phase generated then 262,100 address
phases must be generated in order to transfer the entire megabyte of data.
If 128 bytes may be transferred for each address phase only 2048 address
phases must be generated to transfer the entire block of data. It is obvious
from this simple analysis that the fewer the number of addresses that must
be generated the higher the performance if all other factors are equal.
The transaction length of the PCI Bus is bound not by a transfer count, but
by a time limit. Each PCI Bus master must implement a Latency timer
which is programmed by a systems programmer to provide maximum
system performance without causing resource starvation. The system may
then be fine tuned for optimum performance. It should be well within the
limits of a typical system to be able to burst 32 Quad-Word data elements
for a total of 128 bytes per address phase. The DMA controller designed
here takes full advantage of that feature by enabling transfer requests to be
the entire length of the programmed transfer. It is extremely unlikely that
this DMA Controller will ever be the cause for a bottleneck due to burst
count latency.
All registers within the DMA controller may be written to and read from by
another PCI Master. All DMA transfers take place between system
memory and a 32-bit wide on-board First-In-First-Out (FIFO) Memory
Buffer. The transfers may be programmed as either Input (FIFO to System
DRAM) or Output (System DRAM to FIFO). Memory to memory
transfers are not supported in this design. All transfers take place on 32-bit
aligned boundaries. Discrete counters are used to control Address
generation and transfer counting operations.
15
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The starting address for any DMA Process or Chain Descriptor must be a
32-bit alignedMemory Address; the transfer count is controlled with 32-bit
granularity. All DMA Transfers move data between system memory and
the on-board FIFO Memory Buffer, and operate in Demand Mode (DMA
Requests take place based upon an input signal being driven to the active
state by an external device). The PCI I/O board has four 32-bit Read/Write
registers are available for controlling and determining status of the DMA
Process.
DMA Source Address
DMA Transfer Count
DMA Command/Status
DMANext Chain Pointer
The following four sections describe each of these registers in detail.
3.1.3.1. DMA SourceAddress Register
This 32-bit wide Read/Write register controls the beginning
Memory Address of the current PCI Burst DMA Transfer. Prior to
initiating a DMA Process this register is programmed with a 32-bit
aligned main memory address. This address is the first system
memory location accessed during a given DMA Process or
Chaining Operation. The completion of a valid data transfer cycle
on the PCI Bus is indicated by the signals H*DY# and TRDY#
being sampled active at the same clock
edge3When the PCI I/O
Board is a PCI Master the value in the Source Address Register is
incremented to the next 32-bit address for each valid data transfer
cycle. The initial value in the DMA Source Address Register is
either programmed explicitly by the application in NormalMode, or
it is loaded by the DMA Controller when operating in Chaining
Mode.
3. 1. 3.2. DMA Transfer CountRegister
This 32-bit wide Read/Write Register controls the number of 32-bit
transfers that take place during a single DMA Process. When the
PCI I/O Board is a PCI Master, the completion of a valid data
transfer cycle is indicated by the PCI signals D2DY# and TRDY#
being sampled active at the same clock edge. The DMA Transfer
Count is decremented for each valid data transfer cycle. The DMA
Process is completed when the programmed number of transfer
cycles have successfully completed and the Transfer Count Register
has reached zero. The DMA Transfer Count Register is either
16
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programmed explicitly by the application in Normal Mode, or it is
loaded by the DMA Controller in Chaining Mode.
3.1.3.3. DMA Command/Status Register
This 32-bit wide Read/Write register provides Status information
from, and Command information to, the on-board DMA Controller.
Table 3.1.3.3 on the following page provides a description of each
of the valid bits in the DMA Control/Status Register. The DMA
Command Register is either programmed explicitly by the
application or it is loaded by the DMA Controller itself in Chaining
Mode.
17
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Table 3.1.3.3 DMA Command/Status Register Bit Definition:
Bit Location Bit Description
BitO DMA Done - This read-only status bit is active high upon
completion of a Programmed DMA Transfer, and is reset upon
system reset; by writing a
"0"
to the DMA Start Bit, or by writing a
non-zero value to the DMA Transfer Count Register.
Bitl INT Pending - This read-only status bit is active high upon
generation of an Interrupt to the Host CPU. It is reset upon writing
any data value to the Clear Interrupt Register at offset 6Ch from the
Base I/O address.
Bits 7 - 2 Unused
Bit 8 DMA Start - This read/write bit controls the initiation of a DMA
Process. A Value of 0 indicates that a DMA Process has completed
or has been stopped. A Value of 1 indicates that a DMA Process is
in progress.
Bits 12,11,10,9 DMA Cycle Type S0,S1,S2,S3 - These read/write bits control
whether the DMA Process is an input (Read from I/O, Write to
Memory) or an output (Read from Memory, Write to I/O) as well as
the PCI Cycle type that is generated during the transfer: (Bit 12 is
S3, Bit 9 is SO).
S3 S2 SI SO CvcleTvne
0 110 Memory Read
0 111 Memory Write
Bit 13 Unused
Bit 14 DMA Mode - This read/write bit controls Chaining Mode and
Memory direction.
Mode
0 CountUp, NormalMode
1 Count Up, ChainingMode
Bit 15 Unused
Bits 17,16 Interrupt Control Mode 0 and 1 These read/write bits control
interrupt generation for DMA Processes either generate no
interrupt, Interrupt on Terminal Count (T.C.) or Interrupt at the end
of the Last Chain. (Bit 17 = Mode 1, Bit 16 = Mode 0)
Mode 1 Mode 0
0 0 No Interrupt Generated
0 1 Interrupt on T.C.
1 0 Interrupt at End ofLast Chain
1 1 No Interrupt Generated
Bits 18-31 Unused.
18
Rochester Institute ofTechnology Computer Science Department
3. 1. 3. 4. DMA Next Chain Address Pointer Register
This 32-bit wide Read/Write register specifies the address of the
next Chain Descriptor to be accessed when the DMA Controller is
in Chaining Mode. This register provides the link between
descriptors during scatter or gather type operations. When the
DMA Controller is initially programmed in Chaining Mode this
register is programmed with the value of the location of the first
Chain in the programming link. Subsequent Chaining information is
loaded without programmer intervention by the DMA Controller
once the current chain has been completed. A value of OOOOOOOOh
indicates the final Chain in the series. The format for a Chain
Descriptor inMemory is shown below.
Table 3.1.3.4 Chain Descriptor Format:
Chaining Descriptor Information(32-bits Wide) Address
Control Word n
Transfer Count n + 4
Next Chain Address n + 8
Start Address n+12
The memory locations for a single Descriptor must reside in four
32-bit aligned 32-bit wide contiguous memory locations. Individual
Descriptors may be located anywhere within the 4 Gigabyte System
Memory Space as long as they are 32-bit aligned. The 32-bit Next
Chain Address values represent actual physical memory locations
within the SystemMemory Space.
3.1.4. On-board Data Flow Control
The on-board DMA Controller operates in a Demand Mode fashion. When
properly programmed, DMA Operation commences upon the receipt of a
DMA Request signal from the Parallel Interface Control logic. This DMA
Request is based upon a transfer being initiated, and data (or space
depending upon direction of transfer) being available in the on-board FIFO
Memory Buffer. There are two types of DMA requests that may be
generated by the I/O Interface Logic. During normal operation a Burst
Request is performed by the Parallel Interface Control Logic. This causes
the DMA Controller to attempt to perform data transfers until all
programmed DMA transactions have been completed. As long as there is a
transfer request from the DMA Controller to the PCI Bus Interface Logic,
the PCI Bus interface logic will request the PCI bus according to the rules
described in the PCI Specification. Once a PCI transaction has been
initiated, transfers will continue until one of the following events occurs:
19
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a) The GNT# signal on the PCI Bus has been removed by the PC
Host's PCI Arbiter and the local on-board latency timer has
expired.
b) The STOP# signal has been asserted by the slave device being
accessed on the PCI Bus indicating that it's transfer buffer's are
full in input mode, or empty in output mode.
The PCI Interface logic will remove it's bus request signal (BREQ#) and
re-initiate the arbitration process by re-asserting BREQ# upon the
occurrence ofone of these two events.
In Input Mode, when PAGE_SYNC is active and the FIFO status is
"Almost Full", DMA Burst requests occur. The same is true in Output
Mode when the FIFO status is "Almost Empty" During InputMode, once
PAGE_SYNC is removed by the external Input logic, the DMA requests
will be non-burst. This causes the PCI Transfers to contain a single data
phase until the FIFO Memory Buffer has been completely emptied. During
this non-burst mode there will be a single data phase for each PCI
Transaction. This logic is in place to prevent an overrun or underrun
condition from occurring in the FIFO's.
3.1.5. PCI Configuration Region
The PCI Configuration Region is implemented via an Altera EPX780
FPGA Device. A 256 byte register space organized as sixty-four 32-bit
words is implemented to perform the configuration functionality. The PCI
Configuration Region is required in all PCI compliant devices. The register
set associated with this region is configured at system initialization for
proper operation in the host system. Since this region is standard PCI fare
it will not be discussed in detail during this thesis, and is considered beyond
the scope of this investigation.
3.1.6. Parallel Data Interface
The Parallel Data Interface is an 8-bit Data, Control, and Status interface
for communication between the on-board FIFO memory buffer and the off-
board I/O Device. This is a general purpose interface used for
demonstration purposes only. In an actual application this logic, which is
contained in a CPLD, would be designed to communicate with a specific
device or set of devices. The on-board control registers are used to
program the interface in either the input or output mode. In input mode
data is transferred from an input device to the FIFO based upon the status
of Input device and the FIFO (i.e. Does the input device have data to send,
and does the FIFO have room in which to store the data being sent.). In
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the output mode data is transferred from the FIFO to an output device.
Again, the status signals are used to condition this transfer.
In the CPLD Source file provided with this thesis there are fourteen pins
available for implementing a custom bi-directional interface. This flexibility
enables the designer to connect the PCI I/O board to a wide range of
devices without any modification to the PCI interface logic.
3.1.7. JTAG Interface
A JTAG (Joint Test Action Group, IEEE 1 149.1) interface is implemented
in order to enable on-board programming of the SRAM Logic Array's in
the Altera Flexlogic devices during system debug. A standard 20-pin
Insulation Displacement Connector (IDC) header is used to interface the
PCI I/O Board to a PC parallel port based JTAG programming interface
for the Flexlogic.
3.2. Software Specification
3.2.1. Compatibility
The software developed for this thesis executes in a DOS 5.0 or greater
environment. Protected mode drivers are utilized in order to read and
write memory above the 1 Megabyte DOS boundary in order to test
operation of the DMA process. The software is not intended to be a robust
end-user application, but rather, to demonstrate the functionality and
performance ofthe PCI DMA subsystem.
3.2.2. PCI Plug'n Play Usage
The PCI I/O Board is fully PCI compliant and supports the entire required
Configuration Region. Because of this, the diagnostic software is able to
determine where the board is located within the system's I/O Map and
perform accesses to it accordingly. Unlike ISA or EISA type add-in cards
PCI Boards require no I/O location. Memory location, or interrupt
jumpers.
3.2.3. DMA Controller Programming
3.2. 3. 1. Programming theDMAC in NormalMode
When initializing the DMA Controller for Normal (non-chaining)
Mode the first programming operation is to write bit 8 of the DMA
Control Register (DMA Start) with a "0" This ensures that the
DMA Controller is in a halted state. The Source Address and
Transfer Count Registers may then be programmed in any order.
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Finally the DMA Controller should be written with the appropriate
values for the desired mode, as described in Table 3.1.3.3, with the
DMA Start Bit set to a " 1 " to initiate the DMAProcess.
Writing a
"1"
to the Start Bit of the DMA Controller causes the
DMA Controller to initiate a DMA Transfer by requesting the PCI
Bus. Once the bus has been granted the DMA Controller will drive
the current address onto the PCI Bus along with the appropriate
PCI Command signals to indicate the type of transfer as specified in
Table 3.1.3.3. Once initiated the Normal Mode DMA Process will
continue until one ofthe following occurs:
The Transfer Count Register has reached a value ofzero.
The DMA Start bit in the DMA Control Register is written
with a Zero (Process will be suspended at the completion of the
current transaction, and may be restarted by rewriting the DMA
Start bit with a One).
3.2.3.2. Programming theDMAC in ChainingMode
When initializing the DMA Controller for Chaining Mode, the first
programming operation is to write bit 8 of the DMA Control
Register (DMA Start) with a "0" This ensures that the DMA
Controller is in a halted state. Prior to initiating the DMA Process
by programming the DMA Control Register for the desired
chaining operation, the Chaining Descriptors should be
programmed in System Memory. Each chaining descriptormust be
located at a 32-bit aligned address. This enables the DMA
Controller to properly fetch the chaining information. The chaining
descriptors do not need to be located in a contiguous block of
memory. Each descriptor may exist anywhere in memory as long as
the address is 32-bit aligned. The Next Chain Address Pointer
Register within the DMAC should be programmed after the
chaining descriptors have been loaded into system memory. The
value of this register should be the base address of the first chaining
descriptor in System Memory. The Source Address and Transfer
Count Registers are don't care values for the Chaining Mode
initialization process. They will be loaded by the DMA controller
when the first chaining descriptor is accessed. Programming the
Next Address Pointer Register enables the DMA Controller to
access the first ChainDescriptor in SystemMemory. Once the Next
Address Pointer Register and Chaining Descriptors have been
established the DMA Control Register may now be programmed to
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operate in Chaining Mode according to the description in Table
3.1.3.3, and the DMA Start bit may be set to a
"1" to initiate the
DMA Process.
Once initiated, the Chaining Mode Process will continue until the
Transfer Count has reached zero and the Next Address Pointer has
been loaded with null descriptor reference (OOOOOOOOh). As
presented in the Control Register Bit Definition, an interrupt may
be generated at the end of each chain (each time Terminal Count
Reaches Zero), at the end of the last chain (Terminal Count is Zero
and Next Address Pointer is Zero), or not at all. This may be
changed on a chain by chain basis as the Control Word is the first
value loaded during the chaining process.
4. Analysis
Performance data acquired during testing is presented and analyzed. Two measurement
techniques were invoked in order ensure the data obtain was accurate. Two popular PCI
systems were used to host the PCI I/O board for these performance measurements.
4.1. Performance Measurement
One of the main goals during the development of this thesis was data movement
performance. This system architecture was defined to enable the DMA Controller
to operate with rninimal CPU overhead. This accomplishes two goals:
1) The CPU is freed up to perform other tasks
2) The overall DMA task becomes more efficient
Data throughput was performed in two different types of Personal Computer
Systems. This was done to demonstrate that overall performance is greatly
dependent upon the performance of the PCI system in which the PCI I/O board
resides. Additionally, two independent measurement techniques were used in
order to validate DMA transfer performance. One method invoked a logic
analyzer to time the duration of a given transfer by sampling signals specific to the
beginning and end the process. The second technique involved writing software to
utilize the programmable interval timer on the PC and calculate the bandwidth of a
transfer. This approach provided two separate and independent measurements for
a series of complete DMA transactions
In addition to the diagnostic equipment used to measure performance, the board
design was slightly modified to more accurately determine the maximum aggregate
bandwidth of the system. The obvious bottleneck in the overall system is the
ability of an external device to either fill or empty the on-board FIFO memory.
The FIFO memory is meant to be used as a buffer to alleviate bandwidth
discrepancies between the PCI Bus and the external resource. The goal of the
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performance measurement is to determine what type of sustained throughput
capability this board could have in a lightly loaded system. To achieve this end the
DMA request input to the DMA Controller was modified for testing purposes.
During normal operation the DMA request input is used to signal the DMA
Controller that the FIFO is able to accept (in output mode) or provide more data.
Even for a relatively fast external system the DMA Controller would not typically
be able to attempt to burst more than 4 to 6 K Bytes without having to wait for the
external device to move more data. In order to simply test the throughput of this
PCI board the DMA request input was modified to be always requesting a DMA
Transfer. In Output Mode this would mean that the FIFO would always appear to
have space available for more data, and in input mode this would mean that the
FIFO would always appear to have more data to provide. None of the cycle
timing was in any way modified to accomplish this. All read and write cycles to
the FIFO were performed to ensure that no performance enhancement occurred as
a result of this modification. This enabled much larger blocks of data to be
transferred without having to wait for an external device to process data. This
enabled testing to be performed with data transfer sizes limited only by the amount
ofmemory in the host PC System.
4.1.1. Logic AnalyzerMeasurement
A Hewlett Packard 1654B Logic Analyzer configured in state mode was
used to capture signals pertinent to the beginning and end of a DMA
Transfer Operation. The goal of this type ofmeasurement is to accurately
select an event that occurs immediately prior to the DMA process
initiating, and then another event that occurs immediately after the transfer
has been completed.
For measuring throughput the signal DMAREG2 RD# was selected as a
trigger mechanism to enable the logic analyzer to generate time stamps for
both the beginning and end of the DMA transfer. This is the write strobe
for the DMA Control Register which is written once to initiate the DMA
operation, and then again, immediately subsequent to the DMA operation
completing, to clear the DMA START bit within the register. These two
write operations serve to envelope the entire programmed DMA operation
providing an analyzer reading of total elapsed time for the DMA transfer.
Throughput, in bytes per second, is then calculated by dividing the total
number of bytes transferred by this elapsed time in seconds. The logic
analyzer has a 4ns granularity which is more than sufficient to provide
reasonable accuracy for these throughput measurements. This technique
was used to determine all measurements listed under the heading ofLogic
Analyzer.
4.1.2. Programmable Interval TimerMeasurement
In order to provide correlation with the hardware measurements described
above, the test routine included a mechanism to provide automatic
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performance measurement information. The System Timer on the PC Host
was used to enable the software to acquire accurate time-stamp
information at the beginning and end of each block ofdata transferred.
The PC's Timer 0 is a programmable counter with an input frequency of
1.191318 MHz. The timer is typically configured to operate at an output
frequency of 18.20 Hz when the PC is powered up4 Immediately prior to
setting the START bit to initiate the programmed DMA operation the on
board 16-bit timer, Timer 0, is interrogated for use as the initial time stamp.
Once the programmed DMA transfer is finished, a completion notification
interrupt is generated to the host CPU. Immediately subsequent to this
Interrupt being serviced, Timer 0 is once again interrogated to determine
the end time of the transfer. For those transactions which caused an overlap
in the counter (i.e. the counter decrements to zero and automatically starts
counting at OxFFFF again) an Interrupt Service Routine (ISR) was installed
to count each of these situations. Therefore the algorithm used for
determining the actual number of timer ticks was implemented as follows:
Assuming the count parameters of:
Initial count = i
Final Count = f
Interrupt Count = n
Timer Ticks = t;
if(n = 0) then
t = i-f
else
t = (n-1) * (OxFFFF) + (i + (OxFFFF -f))
Once found, t is multiplied by the period of 1 timer tick or 838.0965 x
10"9
to acquire the total elapsed time. Throughput, in bytes per second, is then
acquired by dividing the total number of bytes transferred by this elapsed
time in seconds. This technique was used to determine all measurements
listed under the heading of Software Timer.
4.1.3. Performance Data
Two separate off-the-shelf PC systems were used to benchmark the
transfer performance of the PCI I/O Board. Both systems included a 32-bit
wide 33Mhz PCI bus. The first system, referred to as the Pentium 100,
was a lOOMhz Pentium based platform using the Intel 82430NX PCI Chip
set. The System Controller in this Chip-set provides two 4-DWORD PCI-
to-Memory Posted Write Buffers and one 4 QWORD PCI-to-Memory
Read Pre-fetch Buffer5. The buffering is used to enhance PCI Burst
performance by not requiring the PCI Initiator to wait for accesses to
25
Rochester Institute ofTechnology Computer Science Department
memory to take place. The second System, referred to as the Pentium 166,
was a 166Mhz Pentium based machine using the Intel 8243OFX PCIset.
This Chip-set provides 12-DWORDs ofPCI-to-Memory write posting and
a snoop-ahead feature so that PCI-to-memory bursts in either direction can
be sustained at up to
120MBytes/Second6 The performance differences
between platforms are not indicative of the processor speed, but are the
result of an improved buffering and DRAM interface scheme within the
PCI Chip-set used in the 166Mhz platform. It is important to understand
that the CPU is not involved in the data transfer process, other than initially
programming the registers of the DMA Controller. Additionally,
performance measurements are not initiated until the CPU has finished
programming the DMA operation. As the PCI bus has become more
prolific the designers have continually improved the performance of the
Chip-sets. It is also interesting to note the discrepancy between PCI read
and write performance especially in the Pentium 100 System. During a
write operation the data is present at the Initiator and is therefore ready and
valid very early in the cycle. The initiator does not have to wait for the
actual write to DRAM to take place; only for the data to be latched into the
Chip-set's buffer. A read operation, however, requires the data to be
extracted from the DRAM subsystem prior to completing the data transfer
across the PCI bus. This requires the initiator to wait for the complete
DRAM access prior to receiving data.
The following two pages include tables which provide data size and
throughput information for PCI reads and writes for each of the host
systems utilized for this analysis:
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Table 4.1 PCI Read Performance Data
Transfer Size
(Bytes)
PentlOO
Software
Timer
Rate
(MB/S)
PentlOO
Logic
Analyzer
Rate
(MB/S)
Pentl66
Software
Timer
Rate
(MB/S)
Pentl66
Logic
Analyzer
Rate
(MB/S)
32 1.92 1.93 2.6 2.63
64 3.31 3.02 4.85 5.04
128 4.41 4.55 8.57 8.98
256 6.20 5.95 15.33 15.45
512 7.57 7.32 22.40 22.44
1,024 8.03 8.12 30.66 30.33
2,048 8.60 8.62 36.41 36.63
4,096 8.93 8.90 40.17 40.45
8,192 9.05 9.04 43.15 43.07
16,384 9.10 9.11 44.49 44.52
32,768 9.14 9.14 46.31 46.37
65,536 9.15 9.16 47.52 47.53
131,072 9.18 9.18 48.12 48.15
262,144 9.18 9.18 48.41 48.44
524,288 9.15 9.16 48.57 48.59
1,048,576 9.18 9.18 48.63 48.66
2,097,152 9.17 9.17 48.67 48.69
4,194,304 9.17 9.18 48.69 48.71
8,388,608 9.17 9.18 48.69 48.72
12,000,000 9.17 9.18 48.69 48.72
Table 4.1 clearly shows the increased read performance of the 82430FX
Chip-set demonstrated by the Pentium166 system. It is also very
interesting to note the relationship between transfer size and aggregate
throughput. This trend is present for all transfers analyzed. It is important
to realize that the CPU programming overhead is not present in any of
these numbers. The time required for the CPU to program the DMA
registers is not measured, and therefore does not skew the results in the
favor of the longer transfer sizes.
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Table 4.2 PCI Write Performance Data
Transfer Size
(Bytes)
PentlOO
Software
Timer
Rate
(MB/S)
PentlOO
Logic
Analyzer
Rate
(MB/S)
Pentl66
Software
Timer
Rate
(MB/S)
Pentl66
Logic
Analyzer
Rate
(MB/S)
32 2.14 2.20 3.10 3.26
64 4.55 4.03 6.05 6.20
128 7.28 7.02 11.27 11.30
256 10.79 11.14 18.20 18.17
512 16.64 15.67 26.48 26.08
1,024 19.75 19.78 35.30 35.59
2,048 23.07 22.44 42.37 42.79
4,096 24.66 24.55 48.04 48.01
8,192 25.61 25.54 50.93 51.06
16,384 26.14 26.09 52.66 52.73
32,768 26.40 26.37 53.49 53.57
65,536 26.50 26.49 53.99 54.02
131,072 26.56 26.58 54.21 54.23
262,144 26.61 26.62 54.31 54.35
524,288 26.44 26.46 54.37 54.37
1,048,576 26.63 26.65 54.40 54.44
2,097,152 26.64 26.65 54.41 54.44
4,194,304 26.64 26.65 54.42 54.44
8,388,608 26.64 26.65 54.41 54.42
12,000,000 26.64 26.66 54.41 54.44
Again the Pentiuml66's 82430FX Chip-set provides a significant
performance benefit over the 82430NX Chip-set used in the Pentium100
system. Additionally there is very good correlation between the two
measurement techniques implemented for both systems at all performance
levels. It is also interesting to see the significant performance improvement
realized by the Pentium 166 system. The write performance is greater than
twice that of the Pentium 100 system and the read performance is greater
than five times better. The following four traces captured on the Hewlett
Packard Logic Analyzer demonstrate why this performance discrepancy
was realized:
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Diagram 4.1 PCI Read Pentium 100 System Logic Analyzer Trace
Diagram 4.1 shows that the Pentium 100 system used does not handle PCI reads very
effectively. There is a delay of approximately 300ns before the NX Chip-set returns TRDY/
active indicating that it is able to provide the requested data. Additionally a maximum of three
data phases (and sometimes only one) take place for each assertion of the signal FRAME/ on
the Pentium 100 System. The reason for this is that every transaction ends with the active low
assertion of the STOP/ signal by the Host Chip-set. This indicates that the motherboard is no
longer able to provide data for the current request in a timely fashion. The STOP/ signal is used
to notify the Initiator (in this case the PCI I/O Board) that it should re-attempt the request later. It
is essentially a negative acknowledge. Because of STOP/ being driven the PCI Board only has
control of the PCI bus for about 560ns each time it is granted the bus. This trend continues for
the duration of the transfer and is the main reason the transfer rate for PCI Reads in the Pentium
100 System are relatively low performance compared to the Pentium 166.
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Diagram 4.2 PCI Write Pentium 100 System Logic Analyzer Trace
Diagram 4.2 shows much better performance characteristics than the previous example. In this
case the Host system returns TRDY/ active low indicating it is ready to accept the data very early
in the cycle. Additionally this signal is held low for the duration of the cycle until STOP/ is
asserted. This illustrates the improved performance that is acquired through write-posting. The
internal buffering of the NX Chip-set is able to accept four 32-bit values before it is filled and
must wait for the data to actually be transferred to the DRAM subsystem. The FIFO can be filled
by the high-speed PCI accesses thus efficiently using the bus. The data can then be written to
DRAM at the speed of the Memory subsystem without impacting other devices which may want
to utilize the PCI bus. In this case, for each sequence of four data phases, the Host is not
slowing the transaction. The PCI Board, which must negate IRDY/ each time a data transfer
occurs, is causing the FIFO filling process to be approximately twice as long as would be
required by the Host. The current request, however, is stopped each time, by the Host Target,
and must be re-attempted by the Initiator. The PCI Board only has control of the bus for
approximately 420ns, but is able to transfer 16 bytes of data in that time.
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Diagram 4.3 PCI Read Pentium 166 System Logic Analyzer Trace
Diaqram 4 3 shows a marked improvement in performance over either of
the traces acquired
from the Pentium 100 system. The initial delay to TRDY/ being driven is approximately half
of
that seen in Diagram 4.1 . Even more significant is the fact that STOP/ is
not driven at all during
these transfers This transfer is terminated because the PCI I/O
Board's Latency Timer has
expired indicating that it should relinquish control of the bus for
overall system performance
reasons. In this example 33 data phases take place in a single transaction. The
PCI Board is
clearly the performance limiting device here. This indicates that in FX
Chip-set and the
associated DRAM subsystem are able to keep up with the PCI Board over relatively long spans
of time The PCI Board maintains control of the bus for approximately
2.28uS and transfers over
10 times as much data as it was able to in the Pentium 100
system. This is due to the fact that
the FX Chip-set has the ability to pre-fetch read data if it
anticipates that it may be needed for
subsequent accesses by a PCI Initiator. Therefore data is actually read from DRAM
before it is
needed in order to satisfy the timing requirements of high
performance systems.
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Diagram 4.4 PCI Write Pentium 166 System Logic Analyzer Trace
Diagram 4.4 shows the fastest transfer investigated. PCI write throughput was measured at a
maximum of more than 54 Megabytes per Second. In this example 36 PCI write transfers occur
during a single bus transaction. The reason that this performance is slightly higher than in the
Read direction is the delay to the initial TRDY/ being asserted. Because this is a write, and no
pre-fetching is required, the PCI Board does not have to wait for data from the Host. The write-
posting buffers are filled immediately. Once again it is the PCI Board's Latency Timer that
expires causing the cycle to be terminated.
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The following two graphs demonstrate not only the close correlation
between the two performance measurement techniques, but also magnify
the relationship between transfer size and data throughput for each of the
two systems analyzed:
Graph 4.1 : Software Timer DMA Performance
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Graph 4.2: Hardware DMA Performance
-? HW Read Performance
Pentium 166
- HW Read Performance
Pentium 100
-AHWWrite Performance
Pentium 166
-*HWWrite Performance
Pentium 100
CO
CN
CN $ SB
in o r~- o CN
CN CO
ro CO CN
10
I"-
8
CN
Transfer Size (Bytes)
Because of the close correlation between the two performance
measurement techniques it is somewhat difficult to see any difference in the
data if plotted according to system. Therefore, the data is provided in
graphical format according to method ofmeasurement as shown in the two
graphs above. It is quite clear that as transfer size increases, performances
increases until an asymptote is reached. This demonstrates the advantages
of the increased burst count capability of the DMA Controller designed for
this thesis. Many standard off-the-shelf DMA controllers are capable of
transferring only 16 bytes per burst transaction. At that rate less than 10%
of the capability of the 8243ONX PCIset used in the Pentium 166 system is
realized. Even without the ability to transfer data at the maximum
theoretical bandwidth of the bus a significant performance increase was
realized by the increased burst size capability of this DMA Controller.
4.2. Adherence to Goals and Problems Encountered
In general this design was extremely successful, and met the vast majority of
design goals. The design is versatile, reliable, has a straightforward programming
interface, and is very high in performance.
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4.2.1. Goals Achieved
The two most significant goals were the ability to burst in an essentially
unlimited fashion and the ability to transfer one 32-bit wide piece of data
on every clock. The first of these two goals was met and the second was
not. A 15.2ns timing margin error resulted in a transfer data reduction
from the maximum PCI bus throughput rate of 132 Megabytes per second
to 66 Megabytes per second. Even with this reduction in throughput the
PCI I/O board performed commendably in both systems analyzed. Based
upon the results acquired it would be preferable to sacrifice the transfer
rate over the burst transfer size. The data indicates that there is a 5x
increase in performance for larger size transfers. Doubling the transfer rate
to the design goal would likely not have produced twice the performance
for small transfers in the Pentium 100 system due to the fact that buffers
would have filled faster. In the Pentium 166 system a doubling effect may
have been achieved, but that would have only provided a performance of
approximately 5 MBytes/Second for 32 byte transfers. An acceptable
performance compromise might seem to be to provide a 16-bit counter,
which would enable the transfer of 256Kbytes of data, if the ability to
transfer at 132MBytes/Second were present. This however would provide
limitations to the image size that could be transferred with a single
programmed transfer, and may render the PCI I/O board unacceptable for
certain applications.
The secondary goals of reliability, reusability and a robust programming
interface were all accomplished. The design of the PCI I/O board was
successfully partitioned to enable a designer to easily transition this design
into a custom interface solution. The PARIO PLD shown in the appendix
includes fourteen control signals which may be used to implement a robust
solution. The prograrnming interface for the PCI I/O board is extremely
straightforward. By simply prograrnming the source and destination
registers, the transfer count register, and the command register a DMA
transfer is initiated. Completion can be detected by either an interrupt or
polling mechanism. Scatter-gather or chained DMA operations are also
easily understood.
4.2.2. Transfer Rate Problem
Reducing the data throughput from one data transfer on every clock, to
one data transfer every other clock, was necessary due to a timing problem
found when the PCI I/O board was operating in input mode (Performing
PCI Write Operations). This was due to the read data delay time of the
FIFO. The fastest FIFO device which met the overall functional
requirements that could be found at design time was a Texas Instruments
SN74ACT2235-20. This 1024 x 9 x 2 device has a read timing delay of
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25ns. This, coupled with a propagation delay of 7ns through the
IDT74FCT16646CT Registered Transceivers which are connected to the
PCI Bus created an overall delay in the data pipe of 38.5ns as shown in the
following timing diagram:
Diagram 4.5 FIFO Data Delay Timing
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A PCI Bus operating at 33MHz requires the worst-case data delay be
limited to 23.3 ns from the rising edge of the clock. This conflict was only
present when performing PCI Writes, and was not noticed until the board
was manufactured and being tested. PCI Read operations could still be
performed at the desired 132Mbytes per second. Because it was intended
that this board be production-worthy, it was decided that it made more
sense from a marketing standpoint to operate the board at the same rate in
both directions. This meant operating at a maximum sustainable rate of
66Mbytes per second in both directions.
4.2.3. Transfer Count Problem
The on-board Transfer Counter/Register is 32-bits wide and can be used to
count transfer's up to 4Gigabytes in length. Whenever a transfer has been
initiated and the Transfer Count Register has not expired, the PCI I/O
Board is ready to perform a transfer, and will continue to do so until it is
removed from the bus. There was a significant problem which occurred in
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this area of the design. A series of four 8-bit high-speed counters are
daisy-chained to provide a full 32-bit count. . In the original design only the
output of the final counter stage was sampled by the logic to determine if
the transfer count had expired. This configuration was intended to operate
as a synchronous counter using the 33Mhz system clock This created a
problem due to the propagation delay of the counter devices themselves.
The maximum propagation delay from the Count Enable input to the
Terminal Count Output for the 74F779 device is 8ns. Four of these delay's
is longer than the minimum period of the system clock. The problem that
resulted was that one extra transfer would take place depending upon the
number programmed into this Transfer Count Register. If the upper
register was utilized in the count size an extra data phase would occur.
The solution to this problem was to re-synchronize the output of the
second stage of the counter with the 33Mhz system clock. This guarantees
adequate setup and hold time for sampling of both the second-stage re-
synchronization, and the final Terminal Count output signal
DMA_DONE#. The one wrinkle that this hardware modification
introduced was that the DMA Controller operation was altered to perform
one additional transfer after the transfer count register expires. This can be
worked around in software by simply prograrnming the transfer count
register with one less than the actual number of transfers desired. This is a
common technique used in counting type devices such as DMA Controllers
or synchronous counters.
4.3. Potential Improvements and follow-up work
Much was learned during the development and analysis of the PCI I/O board and
DMA controller. As with any project of this magnitude and complexity, upon
completion, areas of improvement can be clearly defined. It is my opinion that this
work could be improved upon given similar development constraints from a
performance standpoint. When this project was initiated there were no CPLD's
which were fully compliant with the PCI Specification from both a drive capability,
and a capacitive loading standpoint. Rather than violate that specification the
decision was made to utilize buffers between the PCI bus and the on-board logic.
This decision ultimately lead to the requirement to turn IRDY# off for one clock
after every successful data transaction which reduced the maximum potential
throughput to 66Mbytes per second. Devices are now available which adhere to
the PCI specification and could be used to make this a simpler and more elegant
design from a bus interface standpoint. In addition, the usage of these compliant
components along with faster FIFO's should lead to the ability to transfer data on
every clock instead ofon every other clock, thus doubling the performance.
This analysis was performed by focusing on the PCI bus bandwidth. Every effort
was made to successfully transfer data across the PCI bus in an efficient manner.
It would also be very interesting to analyze the impact of peripheral device speed
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on overall system performance. Rather than remove the peripheral device from the
problem, it could be used to gather data on transfer size and FIFO size versus
peripheral transfer rate and PCI Chip-set capabilities. This would be an involved
and detailed investigation that should provide some interesting results.
Another interesting project would be to develop a device driver for this board for
Windows
NT
or Windows
95 Mcrosoft should be introducing their new
Windows Driver Model orWDM in the very near future. Developing a driver for
the PCI I/O Board using this new Model would be a worthwhile and rewarding
effort.
38
Rochester Institute ofTechnology Computer Science Department
5.Appendix
5.1 Appendix A - Glossary
5.2 Appendix B - Schematics
5.3 Appendix C - Programmable Logic Source
5.3.1 PCICTRL PLD
5.3.2 DMAC PLD
5.3.3 DECODE PLD
5.3.4 PARK) PLD
5.4 Bibliography
39
Rochester Institute ofTechnology Computer ScienceDepartment
5. 1.AppendixA - Glossary
ANSI - American National Standards Institute. A governing body which
adopts and accepts standards in the United States.
ASIC - Application Specific Integrated Circuit.
bandwidth - the amount of data that can be delivered over a specified
medium in a specified time.
burst - A data transfer mechanism that permits multiple contiguous pieces
of data to be transferred without specifying the address information for
each piece ofdata.
bus - A collection of related signals which are logically described as a
single unit.
Chaining Mode A Mode of operation in which a DMA controller
requires reduced CPU interaction. Once initiated the DMA controller can
perform multiple DMA events using a linked-list or
"chain"
of control
information.
CPLD - Complex Programmable Logic Device. A single chip which
contains the logic of multiple common Programmable Logic Devices.
These devices are typically very deterministic in propagation delay timings
between input and output.
CPU Central Processing Unit. Typically used interchangeably with the
termMicroprocessor.
chipset A group of standard chips which are typically used as a group to
perform a function or set of functions. The core group of chips which are
used in a PC-type system are referred to as a chipset.
DMA - Direct Memory Access. Direct access to Memory (and/or I/O)
resourceswithout CPU intervention. Typically a special device known as a
DMA Controller is used to move large blocks of data between memory
and/or I/O resources to reduce the workload of the microprocessor.
DRAM - Dynamic Random Access Memory. A relatively low cost volatile
memory resource with a multiplexed address bus commonly used in
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computers. This memory may be read from or written to in a random
fashion.
EISA - Extended Industry Standard Architecture. An extended or
enhanced version of the Industry Standard Architecture aimed as improving
overall system performance.
FIFO Memory - First-In-First-Out Memory. This is a typically high speed
memory resource which does not use unique addressing for it's data
elements. This memory is accessed in a sequential, not random, fashion.
The first item written to the memory is the first item read
FPGA - Field Programmable Gate Array. A device similar to a CPLD that
is typicallymore flexible, but also less deterministic in it's timing results.
GUI - Graphical User Interface. A user interface typically operated with a
touch-screen or some sort ofpointing device such as a mouse or pen. This
contrasts with a console interface which requires the operator to enter
commands with a keypad or keyboard.
IEEE Institute ofElectrical and Electronics Engineers.
Initiator - In the PCI specification this term is used interchangeably with
Master. An initiator is a device which gains control of the bus and begins
or initiates a bus cycle.
I/O - Input/Output.
ISA - Industry Standard Architecture. The architecture developed by
International Business Machines (IBM) and used in the first Personal
Computers.
master - A device which resides on a bus and may gain control of the bus.
Megabyte -
220
or 1,048,576 bytes
Multibus - A bus specification developed by Intel Corporation in the
1970's commonly used for industrial applications.
Multibus II A bus specification developed by Intel Corporation in the
early 1980's as a 32-bit more robust upgrade to Multibus.
OEM - Original Equipment Manufacturer. A company that manufactures
any type of equipment under their own brand name and sells to an end
customer in the retail marketplace.
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PCI - Peripheral Component Interconnect. A high speed bus specification
developed by a consortium of companies, spearheaded by Intel Corporation
in an effort to increase the performance of the Personal Computer.
platform - The architectural basis of a computer system. For example an
ISA platform is a computer based on the ISA specification.
S-Bus - A high speed synchronous bus developed by Sun Microsystems
Inc.
Scatter-Gather - A technique often used in imaging applications which
causes different data sets of potentially different sizes to be grouped
separately both logically, and physically in memory. The different data sets
are stored in a "scattered" arrangement, but then
"gathered"
together to
render the final image. A DMA Controller must support chaining in order
to effectively implement this feature.
Target - In a PCI system the target is the device being addressed by the
Initiator or Master. Synonymous with Slave in a typical master-slave
system.
VMEbus - A 32-bit bus standard spearheaded by Motorola in the late 70 's
early
80'
s meant to dethroneMultibus as the popular bus standard.
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5.2.Appendix B - Schematics
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5.3.Appendix C - Programmable
Logic Source Code
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5.3.1. PCICTRLPLD
module PCICTRL flag '-r3'
title 'PCI Interface Master/Slave Controller
Sheet 1 of 1, Schematic Diagrams
Description:
This FPGA implements the following functionality on the PCI
I/O Board:
Generation of the PCI Bus Control and error Signals when in Master Mode.
This is performed by the PCI Master State Machine.
Generation of Slave Mode PCI Bus signals.
Control of Arbitration PCI Master Mode Transfers.
Control of PCI Bus Transceivers for Master and Slave accesses.
Provides PCI Status Information to Configuration Region.
Provides Parity Error Detection and Notification based upon Parity
Register input values.
Output and Bi-directional Signal Descriptions:
STATUS_STROBE_SYN(0) : Synchronized PCI Status Strobe. This signal is a
synchronized version of the STATUS_STROBE signal which is generated by
the SDECODE PLD during a valid PCI Configuration Space Read decoded at
the Status Register Address. This registered output is synchronized to
the Buffered PCI Bus Clock BCLK.
MPARER_RPT(0) : Master Parity Error Reporting. This signal is driven to an
active high state when the PCI I/O Interface Board is a PCI Master and
the PCI Parity signal PERR# is asserted. This output is connected to the
SDECODE PLD and remains active until a Status Register Read is performed
to the PCI Configuration Region on this board by another PCI Master.
This registered output is synchronized to the Buffered PCI Bus Clock
BCLK.
MTRG_ABORT(0) : PCI Target Abort Received. This signal is asserted when the
Interface Board is a PCI Master and a Target Abort is issued by
the PCI Target being accessed. This output is connected to the SDECODE
PLD and remains active until a Status Register Read is performed to the
PCI Configuration Region on this board by another PCI Master. This
registered output is synchronized to the Buffered PCI Bus Clock BCLK.
STRG_ABORT(0) : PCI Target Abort Issued. This signal is asserted when the
Interface Board is a PCI Target, and this board issues a Target
Abort. This output is connected to the SDECODE PLD and remains active
until a Status Register Read is performed to the PCI Configuration
Region on this board by another PCI Master. This registered output is
synchronized to the Buffered PCI Bus Clock BCLK.
MASTER_ABORT(0) : PCI Master Abort Issued. This signal is generated when
the Parellel Interface Board is a PCI Master, and the addressed Target
does not respond by asserting DEVSEL# by Clock #6 of the PCI Cycle. This
output is connected to the SDECODE PLD and remains active until a Status
Register Read is performed to the PCI Configuration Region on this board
by another PCI Master. This registered output is synchronized to the
Buffered PCI Bus Clock BCLK.
MAS5,MAS4, MAS3,MAS2,MAS1,MAS0 (O) : PCI Control State Machine State
Control Pins. This State Machine Controls PCI Interfacing on the Parallel
Interface Board. Refer to the PCI Controller State Machine State Diagram in
this Document. This State Machine is clocked by the Buffered PCI Bus Clock
BCLK.
LDATA1,IDLE_(0) : Last Data Phase Detection State Machine Control Pins.
This State Machine Performs Detection of the final Data Phase in a Burst
PCI Transaction. This Data Phase takes place after the PCI FRAME*
signal has been deasserted. The signal LDATA1 is only active during
the last DATA Phase of a given PCI Bus Transaction (i.e. FRAME# is High
and IRDY# and TRDYI have not yet been sampled active) . The signal IDLE_
is Low when the PCI Bus is Idle. Refer to the PCI Last Data Phase
Detection State Machine in this document. This State Machine is clocked
by the Buffered PCI Bus Clock BCLK.
BFRAME_, IBFRAME_(I/0) : Buffered PCI FRAME* Output Pin. This signal is
asserted to initiate a Master (initiator) cycle on the PCI Bus by the
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Interface Board. It is an input when the board is not a Master, and is driven as
an output when the board is a Master. IBFRAME_ is used to enable both
pin and register feedback into the global macrocell. The same pin is indicated
for both signal names.
BIRDY_(I/0): Buffered PCI Initiator Ready*. This signal is asserted to indicate
that the PCI bus transaction Initiator is Ready for either a Read or Write Cycle.
This signal is driven as an output when the Interface Board is a PCI
and is an input when a PCI Slave.
BTRDY_(I/0): Buffered PCI Target Ready*. This signal is asserted to indicate
that the PCI bus transaction Target is Ready during either a Read or Write
Cycle. This signal is driven as an output when the Interface Board is
a PCI Target, and is an input when a PCI Master.
BSTOP_(I/0): Buffered PCI Stop*. This signal is asserted by a PCI Target to indicate
a request for the initiator to stop the current transaction. This pin is driven
high as
an output when the Interface Board is a slave (a stop is never requested by
the Interface Board) . When received as a Master, the current transaction
is stopped by the Interface Board.
BPAR, BPARIN(I/0) : Buffered PCI Parity. This signal indicates even parity across AD[31..0]
and C/BE[3..0]# for address and data phases of all PCI Transactions. This signal is
driven valid one clock after the address phase by the Master, and one clock after IRDY*
is asserted on a write transaction (by Initiator) or one clock after TRDY* is asserted
on a read transaction (by Target) . This signal is used in conjunction with the BAD and BC/BE
signals to determine if a Parity Error has occurred. BPARIN is used to enable both registered
and pin feedback.
BREQ_(I): Buffered PCI Request*. This signal indicates to the PCI central resources arbiter
that the Interface Board desires to use the bus. This is an Output only on the
Interface Board.
BC_BE3_.. BC_BE0_(I/O) : Buffered PCI Command/Byte Enable [3..0)#. These multiplexed
signals are driven by the PCI Initiator. During the address phase they contain cycle type
information, during the data phase they are used as byte enables. The Interface board
always drives these signals active low during the data phase, as all transactions are 32-bits.
During the address phase they are driven based upon the DMA Cycle definition bits as
programmed in the DMA Control Register.
BDEVSEL_(I/0) : Buffered PCI Device Select*. This signal is driven active by the
Interface Board when it is accessed by a PCI Master to indicate that it will be responding to
the access. When a Master, this signal is received to indicate that a slave is responding to the
access initiated by the Interface Board.
LDEVSEL_(0) : Local Device Select*: This signal is generated on board to indicate to the
on-board logic that the current PCI Bus cycle generated by another is meant for the
Interface Board.
BAD[7..0] (I): Buffered Address/Data Bit 7. The Buffered Address/Data bus bit3 are inputs
to this device, used to load the Cache Line Size into the Cache Burst Counter. This counter
is used on the Interface Board for Memory Write and Invalidate and Memory Read
Line PCI Transaction Types.
CLS_WRITE_(I) : CLEAR STROBE WRITE*. This signal is used to Clear the
Interrupt Signal (INTA#) when it has been latched onto the PCI Bus.
CBC[7..0] (N) : Cache Burst Counter 7..0: These internal nodes are used to store the Cache
Line Size Count for Memory Write and Invalidate and Memory Read Line PCI Transaction
Types. The stored value is used as a starting point for the down count. When the down count
reaches zero, the PCI transaction will be terminated.
BC3U..BC0U & BC3L. .BCOL (N) : 8-bit Cache Burst Counter. This 8-bit counter is implemented
as two 4-bit counters with underflow. When the low order counter (BC3L..BC0L) reaches zero
the higher order counter will decrement. When the entire 8-bit count expires, the PCI
transaction will terminate.
LOWUFLOW(O): Low Count Underflow. This signal is driven active high when the low order
nibble of the Cache Burst Counter reaches zero.
BURST DONE{0): Burst Done. This signal is driven active high when the 8-bit Cache Burst
Counter expires indicating that the current PCI transaction should be completed with the current
data phase.
CMD ENABLE (O) : Command Enable. This signal is used to control the direction of the PCI Bus
Command Signal Transceiver. The PCI Command Signal Set is always driven by the current PCI
Transaction Initiator, so this signal is used to envelope the Initiator Transaction cycle when the
PCI I/O board is a Master.
ADDR PHASE (O): Address Phase. This signal is driven active high for one BCLK Period during
the PCI Bus address phase when the PCI I/O board is a Master.
PCI WRITE (O) : PCI Write Detect. This signal is driven active high to indicate that the
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current PCI transaction is a PCI Write. When the PCI I/O board is a Master,
this signal is driven at the start of the Address Phase and held until the bus is
relinquished. When the PCI I/O board is a slave, this signal is driven one
BCLK Period following the Address Phase, and deasserted once the PCI Bus
returns to Idle.
DMA_ACK(0) : DMA Cycle Acknowledge. This signal is driven active high to indciate
to the DMA Control Logic that a succesful Data transfer has taken place on the PCI Bus.
A successful DMA transfer is indicated by IRDY* and TRDY* being asserted at the same
time.
MASTER_(0) : Master*. This signal is driven active low to indicate that the Parallel
Interface Board is currently the PCI Bus Master and that a PCI transaction is in Progress.
Master* is asserted at the beginning of the Address Phase and held active until the end of
the PCI transaction.
DMA_MEM_RD_ ( I ) : Memory Read Command. This signal indicates that the On-board DMA
Controller is generating a Memory-to-Memory transaction across the PCI Bus, and that the
direction is from System Memory to the PCI I/O board.
DMA_MEM_WR_ ( I ) : Memory Write Command. This signal indicates that the On-Board
DMA Controller is generating a Memory-to-Memory transaction across the PCI Bus, and that
the direction is from the PCI I/O board to System Memory.
INTA_(OD) : PCI Interrupt A# : This open drain output is used to generate an interrupt across
the PCI Bus. The two interrupt sources are the DMA Contoller (end of chain, or terminal count)
or the PCI Parallel Interface Interrupt Request.
PCI_ADDIR(0) : PCI Address/Data Direction Control. This signal controls the direction of the
PCI Address/Data transceivers. When this signal is driven high the PCI I/O board is
driving the PCI Address/Data Bus. When this signal is driven low the PCI Bus is being driven onto
the PCI I/O board BAD Bus.
PCI_ADEN_(0) : PCI Address/Data Bus Enable. This signal controls the output enable pins of the
PCI Address/Data Transceivers. When this signal is driven low the transceivers are in a high-
impedance state. This signal is part of the PCI Bus control State Machine.
ADDR_OE (O) : Address Output Enable.
board DMA Controller. During the
This signal Controls the Address Output Enable of the on-
Declarations
device 'ifx780fp' ; " Intel FX780 PQFQ Device
Input Pins
BCLK
PCI_CLKIN
LBRST_
DMA_S3
DMA_S2
DMA_S1
DMA_S0
CHAIN
LTOVF
DMA_INTRQ
PAR_INTRQ
BPERR_
IBPERR_
DMA_REQ
DMA_S INGLE
DMA_DONE_
BGNT_
DMA DIR
pin 118
pin
pin 3
pin 4
pin 5
pin 33
pin 34
pm 35
pin 36
pin 37
pin 54
pin 54
pin 80
pin 45
pm 30
pm 43
pm 38
"33Mhz PCI Bus Clock
"33Mhz PCI Bus Clock for Equation use
"Buffered Active Low PCI Reset
"DMA Cycle Definition Bit 3
"DMA Cycle Definition Bit 2
"DMA Cycle Definition Bit 1
"DMA Cycle Definition Bit 0
"DMA Controller Chaining Status
"Latency Timer Overflow Input
"DMA Controller Interrupt Request
"Parallel Interface Interrupt Request
"Buffered PCI Parity Error*
"Buffered PCI Parity Error Input*
"Local DMA Start Request
"PCI Single Data Phase Request
"Local DMA Transfer Completed*
"Buffered PCI Bus Grant*
"DMA Cycle Write/Read*
DMA STAT RD pin 67 "DMA Control/Status Register Read*
SLAVE_FIFO_RD_
FIFO GBA
pin 68
pin 69
"FIFO Read Cycle from Another Master*
"FIFO Read Enable Input
SYSERR ENABLE pin 70 SERR Generation Enable
DMA Request & Mode Register Inputs
DMAJ3REQUEST_
DMA_REQUEST_
DMA_MODE2
DMA MODE1
pin 71
pin 99
pin 100
pin 101
"DMA Burst Request Input*
"DMA Non-Burst Request Input*
"DMA Mode Register Bit 2
"DMA Mode Register Bit 1
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DMA MODEO pin 102 "DMA Mode Register Bit 0
PCI Valid Command Register Enable Inputs from SDECODE
STATUS_STROBE
STATUS_STROBE_SYN
MASTER_ENABLE
MEMINV_ENABLE
FARERR ENABLE
pin 103
node 42
pin 104
pin 64
pm 40
"Status Read Strobe from Slave Decoder
"Status Read Strobe from Slave Decoder Synch 'd to BCLK
"PCI Command Register Master Enable
"PCI Command Register Memory Write and Invalidate En.
"PCI Command Register Parity Error Enable
PCI Error Reporting Logic
MPARER_RPT
MTRG_ABORT
STRG_ABORT
MASTER_ABOF.I
APARER
SERR_
1SERR
pin 57
pm 89
pin 90
pin 92
pm 56
pin 55
cm 58
"PCI Bus Master Parity Error Report
"PCI Target Abort Received as Master
"PCI Target Abort Issuea as Target
"Master Abort Received as Target
"Any Parity Error Detected
"PTI System Errors (Open Drain)
"PCI System Error Issued as Master
Bi-Directional Pins
MAS5
MAS4
MAS3
MAS2
MAS1
MAS0
LDATA1
IDLE
pin 115
cm 123
cm 122
Din 124
tin 12
pin 120
pin 111
pm 114
"IMA Master State Machine S5
"DMA Master State Machine S4
"IMA Master State Machine S3
"DMA Master State Machine S2
"DMA Master State Machine SI
"DMA Master State Machine SO
"Last Data Detection State Machine SI
"Last Data Detection State Machine SO
P-n
BIRDY_
IBIFUY_
BTRDY_
BTRDY_D
BTRDY_DD
BTRDY_DDD
BSTOP_
BPAP._
BPARIN_
BREQ_
BC_BEC'_
BC_BEi_
BC 3E2
BDEVSEL_
BDEVSELI_
LDEVSEL_
CLS WRITE
24
24
22
pm
pin
pin
node 30
node 31
node 32
pin 22
cm
pin
pin
pin
pin
pin
pin
91
91
49
81
14
79
74
pin 106
pin 76
pin 95
pin 95
pin 128
, "Buffered PCI FRAME* Output pin
"Buffered PCI FRAZ-uI* Input pin
"Buffered PCI Initiator Ready*
"Buffered PCI Initiator F.eaay=
"Buffered PCI Target Ready*
"Buffered PCI Target Ready Delayed*
"Buffered PCI Target Ready Delayed Again*
"Buffered PCI Target Ready Delayed Again
Eered PCI Target Ready*
iered PCI STOP* Input
"Buffered PCI STOP?
"Buffered PCI PARITY?
"Buffered PCI PARITY*
"Buffered PCI Bus Request*
"Buffered PCI Byte Enable 0=
"Buffered PCI Byte Enable 1=
"Buffered PCI Byte Enable 1=
"Buffered PCI Byte Enable 3*
"Buffered PCI Device Select=
"Buffered PCI Device Select Input Only*
"Local DEVICE Selected by PCI Master*
pin 97; "Clear (INTA) Strobe Write*
CMD_ENABLE_
ADDR_PHASE
ADDR_CLK
PCI_WRITE
DMA_ACK
MASTER_
LFPAME_
INTA.
PCI_ADDIP_D
PCI_ADEN_
PCI_ADEN_D
STOPE_DATAI
STOPuE_DATAO
STORE CLKO
Outpu'
3
pin 108
pin 96
pin 127
pin 75
pm 109
pin 26
pin 112
pin 63
pin 88
pin 46
pin 121
pin 126
pin 23
pm 94
pm 39
"Control for Command Transceiver*
"PCI Address Phase Detected
"PCI Address/CMD Latch Control
"PCI Write Cycle Detect*
"DMA Transfer Acknowleged
"PCI Master Status*
"Local FRAME* (Envelopes PCI Cycle)
"PCI Interrupt Pin AS (Open Drain)
"PCI Address/Data Direction Control
"PCI Address/Data Direction Control Delayed
"PCI Address/Data Bus Output Enable*
"PCI Address/Data Bus Output Enable Delayed*
"PCI Address/Data Transceiver Register Input Storaae Ctrl.
"PCI Address/Data Transceiver Register Output Storage Ctrl.
"PCI Data Output Storage Clock Strobe
ADDR OE pin 113 ; "Address Output Enable for DMA Controller
FIFO_RD_ENA
IFIFO RD
node
pin
29
47
"On-board FIFO Read Enable Control
"On-board FIFO Read Strobe*
DMA DONE S pin 30; "DMA DONE Internally Sync'd
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CYCLE_START
BRST
pin 105;" Master Cycle State Machine Start
pin 98; "Local Open Collector Buffered PCI RESET
Pins Associated With Parity Generation and Error Detection
IPAR_
PARO_3
PARO_2
PARO_l
PARO_0
PARITY CHECK
node 48 , "Internal Parity Generation
pin 2 9 ; "Parity Logic Output 3
pin 4 8 , "Parity Logic Output 2
pin 7 8 , "Parity Logic Output 1
pin 41 , "Parity Logic Output 0
pin 107 , "Parity Checking Clock Cycle
Set Definitions and Constants
H,L,X,C,Z,K 1,0, .X., -C, .Z., .K. ;
SIMULATE 0;
PCI_ADDIR_D istype 'buffer, reg, pos ' ;
PCI_ADDIR istype 'com';
STORE_DATAI istype 'buffer, reg, pos ' ;
CMD_ENABLE_ istype 'reg':
BREQ istype ' reg ' ;
BFRAME istype 'invert reg,neg'
LFRAME istype 'reg ' :
MASTER istype 'reg' ;
ADDR OE istype 'buffer reg, pos '
PCI ADEN istype 'reg' ;
PCI ADEN D istype 'reg' ;
MAS 5 istype 'buffer reg, pos '
MAS 4 istype 'buffer reg, pos '
MAS 3 istype 'buffer reg, pos
'
MAS2 istype 'buffer reg, pos '
MAS1 istype 'buffer reg, pos '
MASO istype 'buffer reg, pos '
LDATA1 istype buffer, reg,pos' ;
IDLE istype buffer, r Bg,pos ' ;
FIFO_RD_ENA istype 'buffer, reg, pos ' ;
DMA Mode DMA MODE2 DMA MODE1,
FlyBy Up Normal 0 0
FlyBy Dwn Normal 0 0
FlyBy Up Chain 0 1
FlyBy Dwn Chain 0 1
MemMem Up Normal 1 0 ,
MemMem Dwn Normal 1 0
Invalidl 1 1
Invalid2 1 1
DMA_MODE0
0
1
0
1
0
1
0
1
"Not Supported
"Not Supported
"Not Valid
"Not Valid
Intel Property Statements for Open Drain Outputs
Intel PROPERTY '@PIN_ATTRIB INTA_ OPEN_DRAIN'
Intel PROPERTY '@PIN_ATTRIB SERR_ OPEN_DRAIN'
Intel PROPERTY @PIN ATTRIB BRST OPEN DRAIN'
Definition of Burst Counter Register
CurBurstData
CurCount
[ BAD3 , BAD2 , BAD1 , BADO ] ;
[BC3L, BC2L, BC1L, BCOL] ;
PCI Transfer Command Definitions
10 Read BC BE3 & BC BE2 i BC BE1 !
IO_Write BC BE3 s BC BE2 BC_BE1_
PCI Cmd BC BE3 ,BC BE2 ,BC BE1 ,BC BEO ] ;
DMACycle DMA S3, DMA S2,DMA SI DMA SO] ;
MemRD 0 1 , 1 0 ] ;
MemRDMult 1 1 , 0 0 ] ;
MemRDLine 1 1 , 1 0 ] ;
IO RD 0 0 , 1 0 ] ;
10 WR 0 0 , 1 i ] ;
Config Read 1 0 , 1 0 ] ;
Config Write 1 0 , 1 1 ] ;
BC_BE0_
BC BEO
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MemWR [ 0 , l , 1
MemWRInv r i , i , 1
Off [ z , z , z
On [ o , 0 , 0 ];
State Machine State Definitions
PCI_Ccntrcl
Idle
Master Access Cycles
Drive_Address
Drive^FFAME
P.eadJTurn
MDATA
Last_Burst_Xfer
WaitDeviceO
BaitDevicel
WaitDevice2
WaitDevice3
"Slav
MA30F-I
hcc^ss Cycles
Slave Cycle
fEFPAME_,ADDF_OE, PCI_ADEN_,MA
"biooooooo:,-
"bllOOOOOOO
^bOlOOOOOOl
"bOOOOOOOOl
'bOOOOOOOll
"blOOOOOOiO
"boooooioi:
"bOOOOllOlO
"bOOOOllllO
"bOOOOOillO
''D100001000
"blOOiOOOOO;
mas4,ma MAS2, KAS1, MASO]
"State Machine Definitions for Simulation On!
, o , o ,Sim_Idle
>ter Access Cycles
Sim PCI Bus P.equest
Sin_Brive_Aadres5
Si3TDriv5~F?JJ'!E
S im_F.ead_Turn
Sim_MDATA
Siin_La5t_Burst_Xfer
Sim_WaitDeviceO
SimJHaitDevicel
Sim_WaitDevice2
Sim_WaitDevices
SisTkASGRI
ave A.ccess Cycles
Sim_Slave_C-/cle
[Z, 0,0,0
[Z, 0,0,0
[0,1,1,0
[0,0,1,0
[0,0,0,0
[1,0,0,0
[0,0,0,0
[0,0,0,0
[0,0,0,0
[0,0,0,0
[1,0,0,0
[Z, 0,0,1
y
0,0,
,0,0 0 0,1[;
, - , -
r. 0,1] ;
,0,0 0
0,1"
;
,0,0 0 0,1] ;
,0,0 0 1,11 ,
,0,0 0 1,0" ;
,0,1 0 1,0] ;
,1,1 1 1,0] ,
,1,1 1 1,0] ,
,0,1 1 1,01,
,0,1 0 0,0],
.0,0,0,
LDATA_Detect = [LDATA1, IDLE_] ;
DATA_Idle = -b00;
Start_Trans = ' bOl ;
Last_DA.TA.O = 'fcll;
" PCI Controller State Macnine State Diagram
state_diagrain PCI_Contrcl
3tate Idle:
if !BRST_ then Idle
else if
CYCLE STAF.I then Drive_Addres=
el3e if
:IBFFAJ4E_ LFPAI4E_ 5 IO_Read then Slave_Cycle
else if
!IBFFAME_ LFRAME_ IO_Write then Slave_Cycle
else if
!IBFRAME_ LFRAME_ Config_P.ead then Slave_Cyde
else if
! IBFRAME_ LFRAME_ Config_Write then Slave_Cycie
else Idle;
state Drive_Addres3:
if I BGNT then Drive_FPAJ-E
el3e
~
Idle;
state Drive_FPAME :
if CMD_ENABLE_ then Idle
el3e if
PCI_WPJTE then WaitDeviceO
else Read_Turn;
3tate Read_Turn:
if
IBDEVSELI_ !DMA_S INGLE then MDATA
else if
!BDEVSELI_ DMA_SINGLE then Last_Burst_Xfer
else WaitDevicel
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state MDATA:
if
IBIRDY_ !DMA_DONE_
else if
!IBIRDY_ IBTRDY_ ! DMA_DONE_
else if
!DMA_REQ 5 IBIRDY_
else if
!BDEVSELI_ LDATA1
else if
LTOVF BGNT_ IBIRDY_
else if
BDEVSELI_ IBIRDY_
else if
!IBSTOP_ !IBIRDY_
else if
!IBSTOP_ IBTRDY_ IBIRDY_
else
then Last_Burst_Xfer
then Last_Burst_Xfer
then Last_Burst_Xfer
then Last_Burst_Xfer
then Last_Burst_Xfer
then Last_Burst_Xfer
then Last_Burst_Xfer
then Last_Burst_Xfer
MDATA;
state Last_Burst_Xfer:
if
!IBTRDY_ ! IBIRDY_
else if
! IBSTOP_
else if
CMD_ENABLE_
else
then Idle
then Idle
then Idle
Last Burst Xfer;
state WaitDeviceO:
if
!BDEVSELI_
else if
!BDEVSELI_
else
:DMA_S INGLE
DMA SINGLE
then MDATA
then Last_Burst_Xfer
WaitDevicel ;
state WaitDevicel :
if
!BDEVSELI_
else if
!BDEVSELI_
else
!DMA_S INGLE
DMA SINGLE
then MDATA
then Last_Burst_Xfer
WaitDevice2 ;
state WaitDevice2 :
if
!BDEVSELI_ !DMA_SINGLE
else if
!BDEVSELI_ DMA_SINGLE
else
then MDATA
then Last_Burst_Xfer
WaitDevice3;
state WaitDevice3:
if
!BDEVSELI_
else if
!BDEVSELI_
else
!DMA_S INGLE
DMA SINGLE
then MDATA
then Last_Burst_Xfer
MABORT;
state MABORT:
if DMA_REQ
else
then MABORT;
Idle;
state Slave_Cycle:
if
! IBIRDY_
else if
IBIRDY_ IBFRAME_
else if
! IBSTOP_ ! IBIRDY
else
IBTRDY ILDEVSEL then Idle"Valid Data Phase
then Idle"Master Abort
then Idle"Target Disconnect
Slave_Cycle;
Last Data Phase Detection State Machine
state_diagram LDATA_Detect
" NOTE: LDATAO State and Signal Added to account for the situation
" when !BIRDY_ and !BTRDY_ are asserted in the same clock
that BFRAME_ is deasserted.
state DATA Idle:
if !IBFRAME_ BRST_ IBSTOP_
else
then Start_Trans
DATA Idle;
state Start_Trans:
if !BRST_
else if
1IBFRAME IIBSTOP & IBIRDY IBTRDY
then Idle
then DATA Idle
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IBSTOP_
[ IBIRDY
else if
!IBFRAME_
else if
IBFRAME_
else if
! IBSTOP_
else if
IADDRJTLK
else
state Last_DATAO:
if !BRST_
else if
!IBIRDY_ !IBTRDY_
else if
! IBSTOP_
else if "Cycle for other slave
LDEYSEL_ CMD_ENABLE_ ADDR_CLK
else if
!CMD_ENABLE_ (PCI_Control==MABORT)
else
then Start_Trans
then DATA_Idle
then DATA_Idle
then Start_Trans
Last_DATAO;
then Idle
then DATA_Idle
then DATA_Idle
then DATA_IdIe
then DATA_Idle
Last DAIAO;
Equations
equations
BRST_.OE 1;
BRST_. CLK BC
3RST : = LBFlS^
State Machine Clock Equations and Register Output Enable Equations
MASO.CLK = BCLK;
MASO.OE - 1;
MASO.AP. - IBRST ,
MAS1.CLK = BC1K;
MASl.OE = I;
MAS1.AF. IBRST ;
MAS2 . CLK BCLK;
MAS2.0E 1;
MAS2 . AP. IBP.ST .
MAS3.CLK 2C1K;
MAS3.0E I;
MAS3.AR - IBRST .
MAS4.CLK - BCLK;
MAS4.0E = }
MAS4.AF. IBRST ,
MAS5.CLK BCLK;
MAS 5 . OE 1;
MAS5.AR IBRST ;
PCI ADEN .CLK BCLK;
PCI ADEN .OE 1;
PCI ADEN .AR IBRST ;
ADDR OE.CLK BCLK;
ADDR OE.OE 1;
ADDR OE.AR IBRST .
BFRAME .CLK BCLK;
BFRAME .ASEI IBRST ;
BFRAME .OE ICMD ENABLE
LDATA1 . CLK BCLK;
LDATA1 . OE 1;
IDLE .CXK BCLK;
IDLE .OE 1;
On-board FIFO Read Control Logic
FIFO_PJ0_ENA.OE
FIFO_RD_ENA . CLK
FIFO_RD_ENA
IFIFO RD
SIMULATE;
BCLK;
!CMD_ENABLE_ !ADDR_OE PCI_WRITE IDLE_.
!CMD_ENABLE_ FIFO_GBA !IBIRDY_ I IBTRDY_ I PCI_CLKIN DMA_DONE_S
SLAVE FIFO RD CMD ENABLE DMA DONE S ICHAIN;
Parity Generation and Error Detection Logic
PARITY_CHECK . OE 1 ;
PARITY_CHECK.AR = !BRST_;
PARITY_CHECK.CLK = BCLK;
PARITY CHECK : = I IBIRDY_ ! IBTRDY_
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IPAR .OE
I PAR .CLK
IPAR_ :=
0;
BCLK;
PARO_3 ? PARO_2 ? PARO_l $ PARO_0;
BPAR .OE
BPAR .CLK
BPAR_ : =
PCI ADDIR D;
BCLK;
PARO_3 $ PARO_2 $ PARO_l ? PARO_0;
BPERR .OE
BPERR .CLK
BPERR .ASET
BPERR :=
1
1;
BCLK;
IBRST ;
(IPAR $
(BPAR $
BPARIN ) ICMD ENABLE
BPARIN ) CMD ENABLE
PARITY_CHECK
PARITY CHECK
PCI_WRITE
PCI WRITE;
"Master Read
"Slave Write
SERR_.OE 1;
SERR_.CLK - BCLK;
SERR_.ASET !BRST_;
SERR_ := 1;
ISERR := I BPERR SYSERR ENABLE;
I STATUS STROBE SYN;
LSERR.OE 1;
LSERR.CLK BCLK;
LSERR.AR IBRST ;
LSERR := ISERR
# LSERR
BC3L.OE 1;
BC3L.CLK BCLK;
BC3L.D : =
"CBC3.FB ADDR_PHASE (DMACycle == MemRDLine)
"# CBC3.FB ADDR_PHASE (DMACycle == MemWRInv)
BC3L BC2L !ADDR_PHASE !CMD_ENABLE_
# BC3L BC1L !ADDR_PHASE !CMD_ENABLE_
# BC3L BCOL !ADDR_PHASE !CMD_ENABLE_
* IBC3L IBC2L IBC1L I BCOL I IBTRDY_ !CMD_ENABLE_
# BC3L IBTRDY_ !ADDR_PHASE I CMD_ENABLE_
# BC3L CMD ENABLE ;
BC2L.OE
BC2L.CLK
BC2L.D
1;
BCLK;
"CBC2.FB ADDR_PHASE (DMACycle == MemRDLine)
"* CBC2.FB ADDR_PHASE (DMACycle == MemWRInv)
BC2L BC1L !ADDR_PHASE 5 !CMD_ENABLE_
# BC2L BCOL !ADDR_PHASE !CMD_ENABLE_
* IBC2L IBC1L I BCOL I IBTRDY_ !CMD_ENABLE_
* BC2L IBTRDY_ !ADDR_PHASE S !CMD_ENABLE_
# BC2L CMD ENABLE ;
BC1L.OE = 1;
BC1L.CLK = BCLK,
BC1L.D : =
#
#
BC1L
BC1L
BCOL.OE
BCOL. CLK
BCOL.D
1;
BCLK,
"CBC1.FB ADDR_PHASE (DMACycle -= MemRDLine)
CBC1.FB ADDR_PHASE (DMACycle == MemWRInv)
BC1L BCOL !ADDR_PHASE I CMD__ENABLE__
IBC1L I BCOL !IBTRDY_ !CMD_ENABLE_
IBTRDY_ !ADDR_PHASE !CMD_ENABLE_
CMD ENABLE ;
"CBCO.FB ADDR_PHASE (DMACycle == MemRDLine)
"# CBCO.FB ADDR_PHASE (DMACycle == MemWRInv)
I BCOL !IBTRDY_ !CMD_ENABLE_
# BCOL IBTRDY_ !ADDR_PHASE !CMD_ENABLE_
# BCOL CMD ENABLE ;
BURST_DONE.OE
BURST_DONE.CLK
BURST DONE
1;
BCLK;
IBC3L.FB IBC2L.FB BC1L.FB
IBC3L.FB IBC2L.FB BC1L.FB
!IBIRDY_ !IBTRDY_
BURST DONE ICMD ENABLE ;
IBCOL.FB DMA_S3 DMA_S1
i BCOL.FB DMA S3 DMA SI
PCI WRITE. OE = 1;
PCI WRITE. CLK BCLK;
PCI WRITE ICMD ENABLE
CMD ENABLE
# CMD ENABLE
# CMD ENABLE
(DMACycle == MemWR)
!IBFRAME_ IO_Write '
!IBFRAME_ (PCI_Cmd==
IDLE PCI WRITE;
!CHAIN"Master Write
Slave 10 Write
Config_Write)
"Hold until Idle
PCI Bus Signal Control Logic
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BSTOP_.OE
BSTOP
CMD_ENABLE_;
1;
DMA_S INGLE DMA_BREQUEST_ I DMA_REQUEST_
# !DMA_MODE2 I DMA_MODEl DMA_MODE0
* I DMA MODE2 DMA MODE1 DMA MODEO;
"Fly By Count Down
"Chain Count Down
BTRDY_.OE
BTRDY_.CLK
BTRDY_.ASET
I BTRDY_ :
IBTRDY DDD
CMD_ENABLE_
IBFST_;
IBIRDY ILDEVSEL IDLE LDATA1 IBSTOP IBTRDY D S IBTRDY DD
! IBTRDY IBIRDY IBSTOP CMD ENABLE
BTRDY_D.OE 0;
BTRDY_D.CLK BCLK;
BTRDY_D.ASET = !BRST_;
IBTRDY D := ILDEVSEL IDLE LDATA1 IBSTOP
BIF.DY_DD.OE
BIPDY_DD.CLK
BTRDY_DD.ASET
IBTRDY DD
0;
BCLK;
I BRST_;
ILDEVSEL IDLE LDATA1 IBSTOP IBTRDY D;
BTRDY_DDD.OE
BTRDY_DDD.CLK
BTFDY_DDD.ASET
IBTRDY DDD :
0;
BCLK;
!BRST_;
:LDEVSEL IDLE DATA1 IBSTOP
BF.ECj_.OE 1;
BREQ_.CLK BCLK;
BREQ_.ASET !BRST_;
!BP_Eg_ := DMA_REQ IBSTOP_ ILTOVF DMA_M0DE1
* DMA_REQ IBSTOP_ ILTOVF DMA_DONE_
* DMA_F;Q IBSTOP_ !BGNT_ CMA_MODEl
s DMA P-EQ IBSTOP i IBGNT DMA DONE
'EFiEO_ Must be deassserted for 2 clocks
DMA MODE1
DMA MODE1;
BIRDY_.CLK
BIPXiY .OE
BCLK;
ICMD ENABLE
IBIRDY : = IBIRDY ICMD ENABLE 1 IBTRDY er Writes Wait for TPJOY for FIF
* IBIRDY_ !CMD_ENABLE_
S !IBIRDY_ !CMD_ENABLE_
* !IBIRDY_ !CMD_ENABLE_
* : IETRBY_ I IBSTOP_
# BIRDY (LDATA Detect
!BDEVSELI_ 5 !IBFRAME_ IBSTOP_
IBTRDY_ r, IBSTOP_ 5 !BDEVSELI_
!IBFRAME_ IBTRDY_
= Last DATAO) BTRDY ICMD ENABLE
MASTER_.OE = 1;
MASTEFl_.CLK = BCLK;
MASTER_.ASET = IBRST_;
!MASTER_ := I CMD_ENABLE__ IBIRDY_ LFRAME_ MASTER_ "Turn on 1 clock after CMD
* !MASTER_ IDLE_ "Maintain Until End of Transaction
* !MASTEP_ :IBIRDY_ "Maintain Until End of Transaction
* !MASTER_ !CMD_ENABLE_ ! IBFPAJ'E_; "Turn off after FRAME
BC_BE3_.OE !CMD_ENABLE_;
IBC BE3_ !CMD_ENABLE_ IDLE_ "Active for Data Transfers~~
# !CMD_ENABLE_ ! IDLE_ (DMACycle == MemRD) "Active for Mem Read
# !CMD_ENABLE_ 5 I IDLE_ (DMACycle == MemWR) "Active for Mem Write
* !CMD_ENABLE_ I IDLE_ (DMACycle == MemWRInv);
"Active for Mem Write and Invalidate if Enabled
BC BE2 .OE
BC_BE2_
ICMD ENABLE ;
ICMD ENABLE IDLE_; ' ' Only Act.
BC BE1 .OE
BC BE1
#
ICMD ENABLE ;
ICMD ENABLE
!CMD_NABLE_
I IDLE
IDLE_;
(DMACycle
"Act:
BC BEO .OE
BC_BE0_
*
ICMD ENABLE ;
ICMD ENABLE
ICMD ENABLE
I IDLE
!IDLE_
(DMACycle
(DMACycle
MemRDMult) "Active for Mem Read Mult
tive for Data Transfers
MemRD)
MemRDMult)
* !CMD_ENABLE_ IIDLE_ (DMACycle == MemRDLine) "Active for All Mem Read CMDs
# CHAIN "Active in Chaining Mode
# ICMD ENABLE IDLE ; "Active for Data Transfers
LFRAME .OE 1;
LFRAME .ASET = IBRST .
LFRAME .CLK = BCLK;
LFRAME := IIBFRAME
* ILFRAME .FB 4 "Hold until PCI Bus Idle
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BDEVSEL_.OE
IBDEVSEL
CMD_ENABLE_;
!LDEVSEL_ (PCI_Control==Slave Cycle);
"Assert INTA_ Active low upon DMA_INTRQ being asserted, Clear on CLS Write
INTA_.OE = 1;
INTA_.CLK DMA_INTRQ BRST_;
INTA_.ASET !CLS_WRITE_ # !BRST_,
INTA_ := 0;
"The CMD_ENABLE_ signal signifies that we have been granted the
"PCI Bus and will begin an initiator cycle. This signal
"envelopes the entire initiator cycle.
CMD ENABLE .OE 1;
CMD ENABLE .CLK BCLK;
CMD ENABLE .ASET = IBRST ;
ICMD ENABLE : = CMD ENABLE CYCLE START I BGNT
# ICMD ENABLE DMA REQ (PCI Control == Drive Address
# ICMD ENABLE S IIBFRAME
ICMD ENABLE ! IBIRDY
# ICMD ENABLE IBFRAME (LDATA Detect != DATA Idle)
# !CMD_ENABLE_ IBFRAME (LDATA Detect == Last_DATA0)
IBTRDY IBIRDY ;
CYCLE_START.OE
CYCLE_START.CLK
CYCLE_START :
LFRAME LDEVSEL ;
1;
BCLK;
(PCI_Control==Idle) IBGNT_ DMA_REQ MASTER_ENABLE IBFRAME_
PCI ADDIR CMD ENABLE
# ICMD ENABLE
# ICMD ENABLE
* ADDR_OE;
PCI ADDIR D.OE 1;
PCI ADDIR D.CLK BCLK;
PCI_ADDIR_D : = PCI_ADDIR;
PCI ADEN D.OE 1;
PCI ADEN D.CLK - BCLK;
PCI ADEN D.ASET IBRST ;
PCI ADEN D := 1;
PCI ADEN D := PCI ADEN
!PCI_WRITE !LDEVSEL_
!BFRAME_ S BDEVSELI_
PCI WRITE IDLE
ILFRAME "Slave Reads
STORE_DATAI . OE
STORE_DATAI . CLK
STORE DATAI :
last cycle
1;
I BCLK;
DMA_REQ !MATER_ IDLE_ I PCI_WRITE "Master Read
" I IBIRDY
'
# !MASTER_ STORE_DATAI
* MASTER ADDR CLK
# MASTER
MASTER_ ILFRAME PCI WRITE;
STORE DATAO.OE = 1;
STORE DATAO.CLK = BCLK;
STORE_DATAO : = !CMD_ENABLE_ ADDRJDE;
STORE CLKO.OE = 1;
STORE CLKO.CLK BCLK;
STORE_CLKO : = ADDRJDE;
DMA ACK.OE 1;
DMA ACK.CLK BCLK;
DMA ACK : = ICMD ENABLE I IBIRDY I IBTRDY
Hold till
"New added for Address In Phase
"Slave Cycles
"Slave Write
ADDR_PHASE.OE 1;
ADDR_PHASE.CLK BCLK;
ADDR_PHASE := !CMD_ENABLE_ MASTER_
# CMD ENABLE MASTER
ADDR CLK.OE 1;
ADDR CLK. CLK = I BCLK;
ADDR CLK := ILFRAME ;
PCI Status Output Latches
STATUS STROBE SYN.OE
STATUS STROBE SYN.CLK
STATUS_STROBE_SYN : =
1;
BCLK;
STATUS STROBE
MPARER RPT.OE 1;
MPARER RPT.CLK BCLK;
MPARER RPT := 1 MASTER I BPERR [PARERR ENABLE
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* M?ARER_RPT 5 . S_A77S_S0T.CB__SYN;
MP.-_P.ZR_F.FI. TAR !BEST_;
MTR3_ABCF.7 . DZ = 1 ;
* !-0TF.G A_.CF.T~_ .STATUS ?7F.0_I SO.;;
. !-SiSTEF_AECF.I ISTA7YS_STR0BE_ST:^
.STATUS SI
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5.3.2. DMAC PLD
module DMAC
title 'DMA PCI Master Controller Logic
for the PCI Interface Board
Sheet 2 of 10, Schematic Diagrams
PCI Direct Memory Access Controller
This FPGA implements the following functionality on the PCI
PCI I/O board:
Initiates Direct Memory Access Cycles as a PCI Master when required by
the Parallel Interface.
Acts as the Address Generation Control Logic for all Master PCI Cycles.
This includes the register functionality for receiving the initial DMA
address from another PCI Master, properly incrementing address with
each successful DMA Cycle, and Driving Address information during the
Address Phase of each PCI Master Cycle.
Performs Address Generation and I/O Selection for 32-bit aligned
fly-by or single cycle DMA Transfers between system memory and the
on-board FIFO memory buffer via the DMA State Machine.
Performs Address Generation for dual cycle memory-to-memory DMA
Transfers between two system memory locations.
DMA Control Register Inputs
The least significant 16-bits of the DMA Control Register are inputs
to this FPGA. They are READ/WRITE accessible by a PCI Master.
Currently Bits 15-10 are undefined and therefore not described here.
Bits 9 and 8 determine the Interrupt Mode Selected as follows:
Mode 1(9) Mode 0(8}
0 No Interrupt Generated
1 Interrupt on Terminal Count
0 Interrupt Only on END OF Last Chain
1 No Interrupt Generated .
Bits 7, and 5 determine the DMA Transfer Mode Selected as follows:
Mode 2(7) Mode 1(6) Mode 0(5)
0 Fly-by Count Up in Normal Mode
1 Fly-by Count Down in Normal Mode
0 Fly-by Count Up in Chaining Mode
1 Fly-by Count Down in Chaining Mode
0 Mem-mem Count Up in Normal Mode
1 Mem-mem Count Down in Normal Mode
0 Invalid Combination
1 Invalid Combination
Bits 4,3,2, and 1 Describe the PCI Cycle Type as follows:
1 S3 S2 SI SO
1 0
1 0
1 1
1 1
1 1
1
1
1
1
1
1
1
0
1
1
0
1
0
0
1
Memory Read |
Memory Write 1
Memory Read Multiple I
Memory Read Line I
Memory Write Invalidate 1
Note that these 4 Mode bits not only determine the Cycle type, but they
determine the direction of the transfer. All transfer directions are
with respect to the PCI Bus. For example a Memory Read indicates that
a READ will take place across the PCI Bus, and a write will take place
to the local resource. Likewise, a Memory Write S Invalidate indicates
that the data transfer direction will be from the board to a system
memory resource on the PCI Bus.
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Declarations
device ,ifx780fp'
Inputs Pins
BCLK pin 118
BRST pin 1
ADDR PHASE pin 2
DATA PHASE pin 3
MASTER pm 4
DMA SOURCE WR pin 5
DMA SOURCE RD pin 33
DMA STAT RD pin 42
ADDR OE pin 34
DMA GRANT pm 35
DMA ACK pin 36
DMA START pin 37
DMA BREQUEST pm 38
DMA REQUEST pin 67
DMA DONE pin 68
CHAIN OVF pm 111
CHAIN OVFO node 28
CHAIN OVF1 node 48
CHAIN OVF2 node 63
CHAIN OVF3 node 90
CHAIIl_OVF4_ node 15
DMA COUNT WR pin 70
DMA CHAIN RD pin 71
DMA CHAIN WR pin 109
TC_STAGE1_
CLS WRITE
pin 114
pin 123
33Mhz PCI Bus Clock
Buffered Active Low PCI Re3et
PCI Address Phase Detect
PCI Data Phase Detect*
PCI Bus Master Status*
DMA Source Address Write Strobe*
DMA Source Address Read Strobe*
DMA Status Read Strobe*
PCI Master Address Output Enable
DMA Transfer Grant*
DMA Transfer Acknowledge
DMA Start Command Signal
DMA Burst Request*
DMA Single Request*
DMA Done From Longword Transfer Counter*
Chaining Register Overflow*
(Chaining Register Overflow 0*
Chaining Register Overflow 1*
Chaining Register Overflow 2*
Chaining Register Overflow 3#
Chaining Register Overflow 4*
DMA Count Write Input*
DMA Chaining Register Read Strobe*
DMA Chaining Register Write Strobe*
"Terminal Count Stage 1 Out
"HIT Clear Strobe
DMA Control P.egister Inputs
INT_MODEl
INT_MODE0
DMA_MODE2
DMA_MODEl
DMA_MODE0
DMA SO
pm 99
pin 100
pin 101
pin 102
pin 103
Din 62
DMA Control Register Bit 9
DMA Control Register Bit 8
DMA Control Register Bit 7
DMA Control P.egister Bit 6
DMA Control Register Bit 5
(Interrupt Mode 1)
(Interrupt Mode 0)
(DMA Mode 2)
(DMA Mode 1)
(DMA Mode 0)
"DMA Control P.egister Bit 1 (Cycle Type SO)
Bi-Directional Pins
LOADCTRL
CHAIN
S2
SI
SO
DMA_INTRQ
PCICLKIN_D
PCICLKIN
BADDR31
BADDR30
EADDP29
BADDR2 3
BADDR27
BADDR2 6
BADDR25
BADDR24
BADDR23
BADDR22
BADDR21
BADDR20
BADDR19
BADDR18
BADDR17
BADDR16
BADDR15
BADDR14
BADDR13
BADDR12
BADDR11
BADDR10
pin 91
pin 122
node 12
NODE 1
node 127
pin 12 9
node 69
pin 57
pm
pin
pin 24
pin 2 5
pin 6
pin 98
pin
pin
pin
pin
pin
pin
pin
pin
pin
pin
pin
pin
pin
pin
pin
pin
29
30
39
40
41
97
43
45
7
47
54
55
56
8
58
60
"DMA Master State Machine Load Control Word
"DMA Master State Machine CHAIN
" DMA Master State Machine S2
" DMA Master State Machine SI
DMA Master State Machine SO
"DMA Controller Interrupt Request
PCI Input Clock U3ed for Equations
"PCI Input Clock used for Equations
"Buffered
"Buffered
"Buffered
"Buffered
"Buffered
"Buffered
"Buffered
"Buffered
"Buffered
"Buffered
"Buffered
"Buffered
"Buffered
"Buffered
"Buffered
"Buffered
"Buffered
"Buffered
"Buffered
"Buffered
"Buffered
"Buffered
Address
Address
Address
Address
Address
Address
Address
Address
Address
Address
Address
Address
Address
Address
Address
Address
Address
Address
Address
Address
Address
Address
Value 31
Value 30
Value 2 9
Value 28
Value 27
Value 2 6
Value 25
Value 24
Value 23
Value 22
Value 21
Value 20
Value 19
Value 18
Value 17
Value 16
Value 15
Value 14
Value 13
Value 12
Value 11
Value 10
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BADDR9
BADDR8
BADDR7
BADDR6
BADDR5
BADDR4
BADDR3
BADDR2
BADDR1
BADDRO
BAD31
BAD30
BAD2 9
BAD28
BAD27
BAD2 6
BAD2 5
BAD24
BAD23
BAD22
BAD21
BAD20
BAD19
BAD18
BAD17
BAD16
BAD15
BAD14
BAD13
BAD12
BAD11
BAD10
BAD9
BAD8
BAD7
BAD6
BAD5
BAD4
BAD3
BAD2
CH_AD7
CH_AD6
CH_AD5
CH_AD4
CH_AD3
CH_AD2
CARRY_
ADR7
ADR6
ADR5
ADR4
ADR3
ADR2
pin 61 , "Buffered Address Value 9
pin 96 , "Buffered Address Value 8
pin 72 ; "Buffered Address Value 7
pin 73 ; "Buffered Address Value 6
pin 74 ; "Buffered Address Value 5
pin 75 ; "Buffered Address Value 4
pin 76 ; "Buffered Address Value 3
pin 9 ; "Buffered Address Value 2
pin 79 ; "Buffered Address Value 1
pin 80 ; "Buffered Address Value 0
pin 22 ; "Buffered Address/Data Bit 31
pin 23 ; "Buffered Address/Data Bit 30
pin 24 ; "Buffered Address/Data Bit 29
pin 25 , "Buffered Address/Data Bit 28
pin 6 , "Buffered Address/Data Bit 27
pin 98 , "Buffered Address/Data Bit 26
pin 29 , "Buffered Address/Data Bit 25
pin 30 , "Buffered Address/Data Bit 24
pin 39 , "Buffered Address/Data Bit 23
pin 40 / "Buffered Address/Data Bit 22
pin 41 ; "Buffered Address/Data Bit 21
pin 97 ; "Buffered Address/Data Bit 20
pin 43 ; "Buffered Address/Data Bit 19
pin 45 ; "Buffered Address/Data Bit 18
pin 7 ; "Buffered Address/Data Bit 17
pin 47 ; "Buffered Address/Data Bit 16
pin 54 ; "Buffered Address/Data Bit 15
pin 55 ; "Buffered Address/Data Bit 14
pin 56 ; "Buffered Address/Data Bit 13
pin 8 ; "Buffered Address/Data Bit 12
pin 58 ; "Buffered Address/Data Bit 11
pin 60 ; "Buffered Address/Data Bit 10
pin 61 ; "Buffered Address/Data Bit 9
pin 96 ; "Buffered Address/Data Bit 8
pin 72 ; "Buffered Address/Data Bit 7
pin 73 / "Buffered Address/Data Bit 6
pin 74 , "Buffered Address/Data Bit 5
pin 75 , "Buffered Address/Data Bit 4
pin 76 , "Buffered Address/Data Bit 3
pin 9 , "Buffered Address/Data Bit 2
node 31 "Chain Address Register Bit 7
node 49 "Chain Address Register Bit 6
node 26 "Chain Address Register Bit 5
node 46 "Chain Address Register Bit 4
node 42 "Chain Address Register Bit 3
node 32 "Chain Address Register Bit 2
pin 78 "Address Counter Overflow*
node 82 "Address Counter Bit 7
node 115 "Address Counter Bit 6
node 114 "Address Counter Bit 5
node 107 "Address Counter Bit 4
node 16 "Address Counter Bit 3
node 62 "Address Counter Bit 2
Outputs
DMA_REQ
DMA_COUNT_LOAD_
DMA_COUNT_ENA_
DMA_DONE_S_
DMA_CHAIN_OE_
DMA_ADDR_ENA_
DMA_ADDR_CLK
DMA_ADDR_LOAD_
DMA_ADDR_OE_
DMA_DIR
DONE_BRST_
TC STAGE1 S
pin 120
pin 130
pin 106
pin 108
pin 94
pin 95
pin 126
pin 92
"DMA Cycle Request*
"DMA Transfer Count Load*
"DMA Transfer Count Enable*
"DMA Transfer Count Done Sync*
pin 121; "DMA Chain Output Enable*
"DMA Address Counter Enable*
"DMA Address Counter Clock
"DMA Address Load Strobe*
"DMA Address Output Enable*
pin 105; "DMA Direction Status Output
node ; "Async Reset Term For DMA State Machine
pin 13 ; "Terminal Count Stage 1 Synchronized
Set Definitions and Constants
H,L,X,C,K,Z, SIMULATE 1,0, .X. .Z.,0;
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LOADCTRl istype ' buffer, reg, pes ' ;
CHAIN istype ' buffer, reg, pes ' ;
S2 istype ' buffer, reg, pes ' ;
SI istype ' buffer, reg, pos ' ;
SO istype ' buffer, reg, pos ' ;
DMA_RQ istype ' buffer, reg, pes';
3Ar.rp.3i istype buffer, reg, pos' ;
BADDR30 istype buffer, reg, pes ' ;
BADDF.2 3 istype buffer, reg, pos ' ;
BADDR28 istype buffer, reg, pes ' ;
BADDR27 istype ' buffer, reg, pos' ;
BADDR26 istype buffer, reg,pos' ;
BADDR25 istype buffer, reg, pos * ;
BADDR24 is_ype buffer, reg, pos ' ;
BADDR23 istype buffer, reg, pos' ;
3ADOF_:Z istype buffer, reg, pos' ;
BADDFJll istype
BADDR20 istype buffer, reg, pos' ;
BADDR19 istype buffer , reg , pos ' ;
BADDR18 istype buffer, reg,pos' ;
BADDR17 istype buffer, reg,pos1 ;
BADDFJ. 6 istype buffer, reg,pos' ;
BADER15 istype buffer, reg, pes ' ;
_Ai_Ki4 istype buffer, reg,pos' ;
3ADDR13 istype buffer, reg, pos ' ;
3ADDP.12 istype buffer, reg, pos ' ;
BADDR11 istype buffer , re g , pos
' ;
BADDR10 istype buffer, reg, pes ' ;
BADDR9 istype buffer, reg, pes ' :
3ADDR8 istype buffer, reg, pes' :
BADDF"
istype
3ADDR- istype con1
3ADDR5 istype c:_'
3ADDF.4 istype ::_'
BADDR3 istype com'
BADDR2 istype coir.'
RADDR1 istype con'
BADDP.O istype cerr. ' ;
CH AD7 istype 'cuffer, reg, pes':
CH_AD. istype 'buffer, reg, pes' :
CH ADS is-ype 'buffer, reg, pes ' ;
CH AD4 istype 'buffer, reg, pos ' ;
CH AD3 istype 'buffer, reg, pes';
CH_AD2 istype ' buffer , reg , pos
' ;
AI/F7 istype 'buffer, reg, pes';
AD?.6 istype 'buffer, reg, pes ' ;
ADR5 istype 'buffer, reg, pes ' ;
ADR4 istype 'buffer, reg, p os ' ;
ADR3 istype 'buffer, reg, pes ' ;
ADR2 istype 'buffer, reg, pos' ;
Cur Addx_ [ADR7.Q ,ADR6.Q ,ADR
ADR3.Q ,ADR2.5J ;
Chain A.ddr 30 [CH AD7.Q ,CK AD6.Q
CH_AD3.Q ,CH_AD2.i]
,CH AD5.C. ,CH AD4.;
[BADDP31 . Q, BADDR30 -Q, BADDP2 9 . Q, EADDF28 . Q, BADDR27 . Q,
BADDR26.5, BADDR25 . Q, BADDR24 . Q, BADDR23 . Q, BADDR22 . Q,
BADDR21 . Q, BADDP20 .Q,BADDR19.Q, BADDR18 . Q, BADDR17 . Q,
EADDF1 6 . Q, BADDRJ.5.Q, EADDR14 .Q, BADDR13 . Q, BADDF.12 . Q,
BADDR11.Q,BADDR10.Q,BADDR9.Q ,BADDR8.Q ,CH_AD7.Q ,
CH AD6.Q ,CH_AD5.Q ,CH_AD4.^ ,CH_.__3.Q ,CH_AD2.Q];
Cur Addr Next BO [ADR7.D ,ADR6.D ,ADR5.D ,ADR4.D ,
ADR3 . D , ADR2 . D] ;
Chain_Addr_Next_BO = [CH_AD7.D ,CH_AD6.D ,CH_AD5.D ,CH_AD4.D
CH AD3 . D , CH_AD2 . D] ;
Cur Addr Next [BADDR31. D, BADDR30.D,BADDR29.D,BADDR28 .D,BADDR27.D
_ ~
BADDR2 6.D,BADDF-2 5.D,BADDR24.D,BADDR23._,BADDR22.D,
EADDR2 1 . D, BADDR2 0 . D, BADDR19 . D, BADDR18 . D, BADDP.17 . E
BADDR1 6 . D, BADDR15 . D, BADDR1 4 . D, BADDR13-D, BADDR12 . _
BADDR11.D,BADDR10.D,BADDR9.D ,BADDR8.D ,CH_AD7.D
CH AD6.D ,CH_AD5.D ,CH_AD4.D ,CH_AD3.D ,CH AD2.D]
Addr In BO [BAD7,BAD6,BAD5,BAD4,BAD3,BAD2] ;
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Addr In All
Addr Out
[BAD31 , BAD30 , BAD2 9 , BAD2 8 , BAD2 7 ,
BAD2 6 , BAD2 5 , BAD2 4 , BAD2 3 , BAD2 2 ,
BAD2 1 , BAD2 0 , BAD1 9 , BAD1 8 , BAD11 ,
BAD16,BAD15,BAD14,BAD13,BAD12,
BAD11,BAD10,BAD9 , BAD8 , BAD7 ,
BAD6 ,BAD5 , BAD4 , BAD3 ,BAD2];
[BAD31, BAD30, BAD2 9, BAD28 , BAD27 ,
BAD2 6 , BAD2 5 , BAD2 4 , BAD2 3 , BAD2 2 ,
BAD21 , BAD20 , BAD1 9, BAD18 , BAD17 ,
BAD16,BAD15,BAD14,BAD13,BAD12,
BAD11,BAD10,BAD9 , BAD8 , BAD7 ,
BAD6 ,BAD5 , BAD4 , BAD3 , BAD2 ,
BADDR1,BADDR0] ;
[BADDR31,BADDR30,
BADDR2 6,BADDR25,
BADDR21,BADDR20,
BADDR16,BADDR15,
BADDR11,BADDR10,
BADDR6 ,BADDR5 ,
BADDR2 9 , BADDR2 8 , BADDR2 7 ,
BADDR2 4 , BADDR2 3 , BADDR2 2 ,
BADDR1 9 , BADDR1 8 , BADDR1 7 ,
BADDR14, BADDR13, BADDR12,
BADDR9 ,BADDR8 , BADDR7 ,
BADDR4 , BADDR3 , BADDR2 ] ;
Addr Out All
Addr Out BO
[BADDR3 1 , BADDR30 , BADDR2 9 , BADDR2 8 , BADDR2 7 ,
BADDR2 6 , BADDR2 5 , BADDR2 4 , BADDR2 3 , BADDR2 2 ,
BADDR2 1 , BADDR20 , BADDR1 9 , BADDR1 8 , BADDR1 7 ,
BADDR16, BADDR15, BADDR14, BADDR13, BADDR12,
BADDR1 1 , BADDR1 1 , BADDR1 0 , BADDR9 , BADDR8 ] ;
[BADDR7 ,BADDR6 , BADDR5 , BADDR4 , BADDR3 ,
BADDR2 , BADDR1 , BADDRO ] ;
DMA_Mode
FlyBy_Up_Normal
FlyBy_Up_Chain
Chain_Mode
Normal Mode
[ DMA_MODEl]
[ 0 ]
[ 1 ]
DMA_MODEl ;
!DMA MODE1;
Count_Up
DMA State Machine State Definition
DMA_States
Idle
NormalTransfer
[LOADCTRL,CHAIN,S2,S1,SO,DMA_REQ] ;
"bOOOOOO;
"bOOOOOl;
DMA_Idle
ControlWord
TransferCount
NextChain
StartAddress
ChainComplete
"bOOOOlO
"bllOOOl
^bOlOOOl
"bOHOOl
"bOlOlOl
"bOlOlOO
FlyBy_Up_Normal )
" DMA State Machine State Diagram
state_diagram DMA_States
state Idle:
"fly-by, Normal Mode, Count Up
if DMA_START 5 ! DMA_BREQUEST_ 5 DMA_DONE_S_ S (DMA_Mode
then NormalTransfer
else if "fly-by Chaining Mode, Count Up
DMA_START CHAIN_OVF_ (DMAJtode == FlyBy_Up_Chain ) MASTER_
then ControlWord
else if
DMA_START s DMA_DONE_S_ 5 (DMA_Mode == FlyBy_Up_Chain) s MASTER_
then ControlWord
else if "non-Burst Request
DMA_START S ! DMA_REQUEST_ DMA_BREQUEST_ - DMA_DONE_S_ MASTER
then NormalTransfer
else
Idle;
"Wait Until Bus is Released
state NormalTransfer:
if ! DMA_START
then Idle
else if DMA_START S !DMA_DONE_S_
then Idle
else if DMA_BREQUEST_ DMA_ACK
then DMA Idle
"if User aborts
"if No Request
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else NormalTransiE
state EMA_E_ie:
if : DMA STAR ! DMA_DONE_S_
then Idle
else if ( ! DMA_REQUEST_ MASTEP._) 8 ( ! DMA_BP.EQUEST_ MASTER_)
then NormalTransfer
else DMA Idle;
state ControlWord:
if EMA_AC
else
then TransferCount
ControlWord;
state TransferCount:
if -'/z i.^r
else
then >.'=:;tChain
TransferCount;
:e Star ^Aaoress:
If DMA ACK then ChamCon.plete
StartAddress;
if dma :--: titer. StartAddress
NextChain;
state ChainCompIete :
if MASTEP_ !DMA BFXyjESC then NonaalTransfer "Stav _ntilMASIEF se den'
then NormalTransfer
ChainCcmrlete;
DMA State Machine Clock and Reset Definitions
.CLK
.AR
DMA PFiQ.AF
DI-_Q=__2.0E
SO. CLK
SO.AR
SO.OE
SI. CLK
Sl.OE
S2 . CLK
S2.AP.
S2.CZ
CHAIN. CLK
CHAIN.AR
chai:;.oe
-
BCLK,
:done
1;
EPSI ;
BCLK,
:done ep_;_ ;
simulate;
BCLK,
.DONE bf_;t ;
BCXK
: DONE
SH4UI
BCLK,
. DONE BRST .
Generation Coun Logic
;EADDF31. .EADDRB] .Clk = BCLK;
[CH_AD7 . . CH_AD2 ] . Clk BCLK;
[ADR7 . . ADF2 ] . Clk ECLK;
[ADR7 . . ADR2 ] . AP. ! BP-ST_;
[ADR7. .ADF2] . OE = SIMULA:
FCK AD7. .CH AD2] .OF = S3"JLAl
EADDRO
BADDR1
!_>ma_do;:e_s_
dma ilitp^ 5 ! dma_stat_pd_;
;
" MiASIER
[BADDR31 . . BADDR8 ] . OE
[ EADDR7 . . EADDP 0 ] . OE
!DMA_CHAIU_PJl_;
ADDR_OE
I D!4A_CHAIN_RD_
! DM.
_SOURCE_PD_
!DMA STAT PD ;
[BADDR7. .BADDR2] = Cur_Addr_BO 1LOADCTRL s DMA_CHAIN_RD_
# Chain_Addr_BO LOADCTRL
# Chain Addr BO 5 !DMA CHAIN PD ;
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CARRY_.CLK BCLK;
CARRY_.OE 1;
!CARRY_ := CARRY_ (Cur_Addr_BO == Ah3F) ! DMA_ADDR_ENA_;
Cur_Addr_Next := Cur_Addr !MASTER_ !S2
# Cur_Addr S !MASTER_ !DMA_RE<2
# Addr_In S MASTER_ ! DMA_CHAIN_WR_
# Addr_In s !MASTER_ S2 DMA_REQ "Next Chain State
# Cur_Addr MASTER_ S DMA_CHAIN_WR_;
Cur_Addr_Next_BO := (Cur_Addr_BO +1) DMA_ADDR_LOAD_ ! DMA_ADDR_ENA_ " DMA_ACK
# Cur_Addr_BO DMA_ADDR_LOAD_
DMA_ADDR_ENA_" ! DMA_ACK
# Addr In BO !DMA ADDR LOAD DMA ADDR ENA "Loading Next Chain
Pointer (Slave)
Chaining
# Addr_In_B0 ! DMA_ADDR_LOAD_ s !DMA_ADDR_ENA_"Loading Address During
* Cur Addr BO DMA ADDR LOAD DMA ADDR ENA ;
Chain_Addr_Next_BO := Chain_Addr_BO !MASTER_ s !S2
# Chain_Addr_BO !MASTER_ S ! DMA_REQ
# Addr_In_B0 MASTER_ ! DMA_CHAIN_WR_
# Addr_In_B0 !MASTER_ S2 DMA_REQ "Next Chain State
* Chain Addr BO MASTER DMA CHAIN WR ;
" DMA Control/Status Register Logic
equations
!DONE_BRST_ = !BRST_
# !DMA_DONE_S_ (DMA_Mode != FlyByJJp_Chain)
# !DMA_DONE_S_ (DMA_Mode == FlyBy_Up_Chain) !CHAIN_OVF_;
! DMA_ADDR_OE_ = ! DMA_SOURCE_RD_ MASTER_
* ADDRJ3E ILOADCTRL;
DMA_ADDR_LOAD_.OE 1;
! DMA_ADDR_LOAD_ ! DMA_SOURCE_WR_
* LOADCTRL s ADDR_PHASE "Load Chain Address
# DMA_REQ SI s DMA_ACK; "Start Address State
DMA_ADDR_CLK I PCICLKIN ;
DMA_ADDR_ENA_.CLK BCLK;
DMA_ADDR_ENA_ . OE 1 ;
! DMA_ADDR_ENA_ :- DMA_ACK (DMA_States != ChainComplete) (DMA_States != StartAddress);
DMA_INTRQ.CLK BCLK;
DMA_INTRQ.AR !BRST_;
DMA_INTRQ.OE 1;
DMA_INTRQ := ! INT_MODEl INT_MODE0 ! DMA_DONE_S_ ! DMA_MODEl"Int on T.C. Non-Chaining
# !INT_MODEl INT_MODE0 ! DMA_DONE_S_ 5 DMA_MODEl"Int on T.C. Chaining
* INT MODE1 INT MODEO (DMA DONE S ! CHAIN OVF DMA MODE1 "Int on T.C.
Chaining
* DMA_INTRQ CLS_WRITE_; "Hold until INT Clear Strobe
DMA_COUNT_LOAD_.CLK = IBCLK;
DMA_COUNT_LOAD_.OE = 1;
! DMA_COUNT_LOAD_ := ! DMA_COUNT_WR_
* Chain_Mode DMA_ACK (DMA_States == TransferCount);
! DMA_COUNT_ENA_ DMA_ACK ! CHAIN DMA_DONE_S_;
DMA_DONE_S_.CLK = BCLK;
DMA_DONE_S_.OE - 1;
DMA_DONE_S_ . ASET ! BRST_ ;
!DMA_DONE_S_ := ! DMA_DONE_
# lDMA_DONE_S_ DMA_START DMA_COUNT_LOAD_;
DMA_DIR DMA_S0;
!CHAIN_OVF0_ IBADDR31 !BADDR30 IBADDR2 9 S IBADDR28 IBADDR25 1BADDR24;
!CHAIN_OVFl_ 1BADDR23 IBADDR22 IBADDR21 1BADDR19 1BADDR18 1BADDR16;
!CHAIN_OVF2_ 1BADDR15 1BADDR14 1BADDR13 1BADDR11 IBADDR10 IBADDR9;
!CHAIN_OVF3_ IBADDR20 IBADDR2 6;
!CHAIN_OVF4_ IBADDR27 1BADDR17 1BADDR12;
!CHAIN_OVF_ := !CHAIN_OVF4_ !CHAIN_OVF3_ !CHAIN_OVF2_
!CHAIN_OVFl_ !CHAIN_OVF0_;
CHAIN_OVF_.CLK BCLK;
CHAIN OVF .OE 1;
70
Rochester Institute ofTechnology Computer ScienceDepartment
TC_STAGE1_S_.CLK = BCLK;
TC_STAGEl_S_.OE = 1;
!TC STAGE1 S := !TC_STAGE1_
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5.3.3. DECODE PLD
module DECODE flag'-r3'
title 'Slave Decoder, PCI Status/Command Register and PCI Latency Timer
Sheet 1 of 1, Schematic Diagrams
This PLD implements the following functionality on the PCI Parallel Interface
Board:
Decodes the PCI I/O board 10 Address Map:
The PCI I/O board utilizes an 10 Address Space of
128 bytes. The DECODE PLD decodes these 128 10 addresses into 32 longword
Read/Write 10 Registers. It does this by monitoring the least significant
seven address bits of the Local Address Bus (LA7-LA0) and the LDEVSEL_
signal from the CONFIG PLD. The LDEVSEL_ signal is asserted active low
when the 24 most significant bits of the incomming 10 Address are equal to
the value stored in the 24 most significant bits of Base Address Register 0
in the Primary PCI Configuration Region. A valid address decode results in
the generation of a read or write control strobe used on the board to control
the timing of the data transfer operation . The layout of the Parallel
Interface Board 10 Address Map is illustrated as follows:
31 0 LA7 LAO (Byte Address)
I Parallel Interface Control/Status Register I 0x00
Parallel Interface Interrupt Vector Register 1 0x04
(Not Implemented)
Not Decoded
Parallel Interface Data Loopback Output Reg.
Byte 0 Output FIFO Read In Diagnostic Mode
Parallel Interface Data Loopback Output Reg.
Byte 1 Output FIFO Read In Diagnostic Mode
Parallel Interface Data Loopback Output Reg.
Byte 2 Output FIFO Read In Diagnostic Mode
Parallel Interface Data Loopback Output Reg.
Byte 3 Output FIFO Read In Diagnostic Mode
Parallel Interface Data Loopback Input Reg.
Byte 0 Input FIFO Write In Diagnostic Mode
Parallel Interface Data Loopback Input Reg.
Byte 1 Input FIFO Write In Diagnostic Mode
Parallel Interface Data Loopback Input Reg.
Byte 2 Input FIFO Write In Diagnostic Mode
Parallel Interface Data Loopback Input Reg.
Byte 3 Input FIFO Write In Diagnostic Mode
Parallel Interface FIFO Byte 0 Status Reg.
Parallel Interface FIFO Byte 1 Status Reg.
Parallel Interface FIFO Byte 2 Status Reg.
Parallel Interface FIFO Byte 3 Status Reg.
DMA Controller Source Address Register
DMA Controller Transfer Count Register
DMA Controller Control/Status Register
DMA Controller Next Chain Pointer Register
Input FIFO Data Read Register (Read Only)
Input FIFO Clear Command (Write Only)
Input FIFO AE/AF Flag Register (Write Only)
Not Decoded (Will Return All Ones On A Read)
Output FIFO Data Read Register (Read Only)
0x08
0x24
0x28
0x2C
0x30
0x34
0x38
0x3C
0x40
0x44
0x48
0x4C
0x50
0x54
0x58
0x5C
0x60
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Output FIFO Clear Command (Write Only:
Output FIFO AE/AF Flag Register (Write Only)
Implements a It-Bit Shadow version cf the FCI Configuration F.egicns'^
Command Register at Configuation Region Offset 0x04. This shadowed
version of the PCI Command Register is read/write and is used to store
the active PCI Ccnfiguraticr; Fegicr. hits for real time presentation to
logic on the PCI I/O Board. This 16-Bit write only
register is internal only with no external connections except to local
data bus hits BAIO BAD15. External Co_r._r.and Register connections which
are supported by this hoard are implemented by the following output
signals :
IOACCS_E_.ABLE This signal is the active high PCI Command Register's
10 Access Enable Bit. This signal is connected to the
CC_FIS PLD and i3 used to enable PCI 10 Access Ceccdin
PCICCF1 PLD and is used to enable PCI Master Accesses
PCI Parallel Interface Board is prohibited frcr
initiating Master Accesses on the PCI Interface.
I-GEMWIV EUABII This signal Is the acti
Memory Write And Invali
Memory Write And Itvali
PCI Parallel Interface Board is prohibited from initiating
If the DMA. Controller is programmed to generate Memory Write
toe IM-. Controller will initiate Memory Write type PCI Master
Accesses instead. The PCICTFI. F1I will still use its shadow
version of the Cache line Size Fegister as tr.e Burst Count sir
for any PCI Master transactions which have ceen programmes as
Memory Write And Invalidate type in the IMA Control/Status
high PCI Co_mnand Registe
is signa_
rcer_ this sierra!
Parity Checking and Reporting Enable Bit.
is connected to the PCICTF1 P1I and is '^.seo
Parity Error Response via the SZJ?-~ signal.
is low, then the PCI I/O board is prohibited
from generating a System Error when a Parity Error is detecteo.
The PCICTRL PLD is still responsible to chec_: and generate pari
regardless of the setting of this bit. The Systen Error Signal
Enable bit must also be set to =. 1 in bit 6 of the PCI Command
before the PCICIRi PLD is allow to assert or drive the PCI SEFR
sional.
This signal is the active high PCI Command P.egister' =
Systen Error Signal Enable Eit. This signal is connected to t:
PCICTRL PLD and is used to enable the System Error signal drlv-
When this signal Is low, then the PCI I/O board
is prohibited from driving tne System Error signal, SEFR.?-
This bit (and bit ?! i_!__st be set to a I In tne PCI Configurati:
Region'" Commano Register to enable the PCI Parallel Interface
Boaro to report address or data parity errors via the PCI SE7R.=
sional via the PCIC!P_L PLD.
Implements a 6-BIf Shadow version of the PCI Configuration Regions 's
Status P.egister at Configuation Region Offset 0x04. This shadowed
version of the PCI Command Register is read/write and is used to store
the active PCI Configuration Region Status bits from real time presentation
of 3tatus signals from the PCICTRL PLD. This B-Bit Status Register
load3 real time status mformatlon into the shadowed version of this register
aurina PCI Configuration Space Read Cycles decoded at address offset 0x04.
The PCICTRL is prohibited from allowing any change in the real time status
inputs during these read operations which are indicated by an active high
STATUS STROBE. This shadowed Status Register i3 internal only with no external
connections except to local data bus bits BAD24 BAD31. Real Time Status signal
connections from the PCICTRL PLD which are supported by this board are as follows:
MPARER RPT PCI Bus Master Parity Error Reported
STP_G_A_BORT PCI Target Abort Issued
MTRG_ABOPI PCI Target Abort Received
MASTER_AEORT PCI Master Abort Issued
APARER Any Kind of PCI Parity Error Detected
73
Rochester Institute ofTechnology Computer Science Department
LSERR PCI System Error Issued by This Master
Once latched into the shadowed version of the PCI Configuration Region Status
Register, an active bit will remain active until the host writes a one into
the corresponding data bit location during a PCI Configuration Space Write
operation.
Generates the IO_CTL_WR_ signal active low in response to an 10 Write
operation at address offset OxOO-OxlF that is decoded equivalent to the
address stored in the PCI Configuration Region's Base Address Register 0.
Generates the IO_CTL_RD_ signal active low in response to an 10 Read
operation at address offset OxOO-OxlF that is decoded equivalent to the
address stored in the PCI Configuration Region's Base Address Register 0.
Generates the DMA_REGO_RD_ signal active low in response to an 10 Read
operation at address offset 0x20 that is decoded equivalent to the address
stored in the PCI Configuration Regions 's Base Address Register 0. This
signal is used to perform a read operation of the DMA Controller's Source
Address Register.
Generates the DMA_REGO_WR_ signal active low in response to an IO Write
operation at address offset 0x20 that is decoded equivalent to the address
stored in the PCI Configuration Region's Base Address Register 0. This
signal is used to perform a write operation of the DMA Controller's Source
Address Register.
Generates the DMA_REG1_RD_ signal active low in response to an IO Read
operation at address offset 0x24 that is decoded equivalent to the address
stored in the PCI Configuration Regions 's Base Address Register 0. This
signal is used to perform a read operation of the DMA Controller's Transfer
Count Register.
Generates the DMA_REG1_WR_ signal active low in response to an IO Write
operation at address offset 0x24 that is decoded equivalent to the address
stored in the PCI Configuration Region's Base Address Register 0. This
signal is used to perform a write operation of the DMA Controller's Transfer
Count Register.
Generates the DMA_REG2_RD_ signal active low in response to an IO Read
operation at address offset 0x28 that is decoded equivalent to the address
stored in the PCI Configuration Regions 's Base Address Register 0. This
signal is used to perform a read operation of the DMA Controller's
Control/Status Register.
Generates the DMA_REG2_WR_ signal active low in response to an IO Write
operation at address offset 0x28 that is decoded equivalent to the address
stored in the PCI Configuration Region's Base Address Register 0. This
signal is used to perform a write operation of the DMA Controller's
Control/Status Register.
Generates the DMA_REG3_RD_ signal active low in response to an IO Read
operation at address offset 0x2C that is decoded equivalent to the address
stored in the PCI Configuration Regions 's Base Address Register 0. This
signal is used to perform a read operation of the DMA Controller's Next
Pointer {Chaining Address) Register.
Generates the DMA_REG3_WR_ signal active low in response to an IO Write
operation at address offset 0x2C that is decoded equivalent to the address
stored in the PCI Configuration Region's Base Address Register 0. This
signal is used to perform a write operation of the DMA Controller's Next
Pointer (Chaining Address) Register.
Generates the SLAVE_FIFO_RD_ signal active low in response to any 32-Bit IO
Read operation at address offset 0x30 that is decoded equivalent to the
address stored in the PCI Configuration Region's Base Address Register 0.
This signal is also generated when the DMA Controller performs a DMA Fly-By
IO Read/Memory Write Operation over the PCI Bus. This signal is used to read
data from Byte 0 of the Interface 4K byte Input FIFO Buffer.
Generates the I FI FO_CLEAR_ signal active low in response to an IO Write
Operation at address offset 0x34 that is decoded equivalent to the
address stored in the PCI Configuration Region's Base Address Register 0.
This signal is used to perform a data clear operation on the I/O Interface
4K byte Input FIFO Buffer with the data value written a don't care.
Generates the IFIFO_DBF signal active high in response to an IO Write
Operation at address offset 0x38 that is decoded equivalent to the
address stored in the PCI Configuration Region's Base Address Register 0.
This signal is used to program the 8-bit Almost Full/Almost Empty Flag
in the I/O Interface 4K byte Input FIFO Buffer.
Generates the OFIFO_WR_ signal active low in response to any 32-Bit IO
Write operation at address offset 0x40 that is decoded equivalent to the
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address stored in the PCI Configuration Region's Base Address Pegiszer 0.
This signal is also generated when the DMA Controller performs a DMA Fly-Hy
IO Write/Memory Read Operation over tne PCI Bus. Tr.is signal is used to
write data into Byte 0 of the I/O Interface t.Y byte Output FIFO Buffer.
Generates the OFIPO_CLAR_ signal active low in response to an IO Write
'Operation at address offset 0x44 that is decoded equivalent to the
address stored in the PCI Configuration Region's Base Address P.egister 0.
This signal is used to perform a data clear operation on the I/O Interface
4K cyte Output FIFO' Buffer with the data value written _ don't care.
Generates the GFIPC_DAF signal active high in response to an IO Write
Operation at address offset 0x48 that is decoded equivalent to the
address stored in the PCI Configuration Region's Base Address Register 0.
This signal is used to program the 8-bit Almost Full/Alices - Empty F_ag
in the I/O Interface 4K byte Output FIFO Buffer.
Generates the CLS_SRITE_ signal active low in response to a PCI Configurator.
Space Write Operation aecoded at the Cache Line Size P.egister. Tne Cac.e Line
Size F.egister is shadowed in zhe FCICTFL Ill to ce used as zr.e Burst Count Size
for Memory Write And Invalidate Initiator PCI Cycles. The CLS_WRITE_ signal is
generated to the PCICTRL PLD so that Cache Line Size Configuration Region Write
operation can be shadowed (stored) in _ 6-bit register in the FCICTFL PLD.
Generates the signal STA_TUS_STROEE active high during the valid PCI data phase of
a PCI Configuration. Space read decoded at the Status Register address. Tr.is signal
is used as an internal feedback term for the equations which clock and control
the output enable zerms of zhe Szazus register daza tizs implemenzed m zhe DECODE
PLD . The STATUS_STROEE signal is also used by the PCI_CTPL PLD to clear iatcr.ed
PCI Status Register Bits.
Generates the signal REGE-_RD_ active low to the CONFIG PLD for data byte 0 read
accesses to either the PCI Configuration P.egicn of the _'_.Temporary Data P.egister
Storage Area. Both of these -enory spaces are i_zple_.er.zed in the SPAM contained
CONFIG PLD Srj-1A outputs to drive local daza bizs
FAD"
BAD". This will occur for
valid decoded PCI Configuration Space Read Operations, PCI IO Read Operazions to the
DMA Temporary Data Register Storage Area and during Memory-To-Memory DMA Transfers
under the control of the DMA_PJ3_ read strobe from the DMAC PLD.
Generates the signal ?J_G3I_FX_ active low to the CONFIG PLD for daza byze 1 read
accesses zo eizher zhe PCI Ccnfigiration Region of zr.e DMA Temporary Daza Regiszer
Storage Area. Both of these memory spaces are irr.pie.z.ented in the S?AJ. contained
COIIFIG PLD SFAJ. outputs to drive local data bits 3AI-3 HAD15. Tnis will occur for
valid decoded PCI Configuration Space Read Operations, PCI IO P.ead Operazions to the
DMA Temporary Data Register Storage Area and during Memory-To-Memory DMA Transfers
under the control of the DMA_PX'_ read strobe from the DMAC PLD.
Generates the signal PZGB2_RD_ active lev: to zhe CONFIG PLC for daza byze 2 read
accesses to either the PCI Configuration Region of zhe DMA Temporary Daza F.egiszer
Storage Area. Eoth of these memory spaces are implemented in the SPAM conzair.ed
within the CONFIG PLD. The active low state of the PJ_G32_F-D_ signal allows the
CONFIG PLD SPAM outputs to drive local data bits BAD16 BAD23. This will occur for
valid decoded PCI Configuration Space Read Operations, PCI IO P.ead Operations to the
DMA Temporary Data Register Storage Area and during Memory-To-Memory DMA Transfers
under the control of the DMA_RD_ read strobe from the DMAC PLD.
Generates the signal RZG33_?_D_ active low to the CONFIG PLD for data byte 3 read
accesses zo either the PCI Configuration P.egion of the DMA Temporary Data Regiszer
Szorage Area. Both of these memory spaces are implemented in the SF_AM ccntaineo
within the CONFIG PLD. The active low state of the P_GB3_PX_ signal allows the
CONFIG PLD SRAM outputs to drive local data bits BAD25 BAD31. This will occur for
valid decoded PCI Configuration Space Read Operations, PCI IO Read Operations to the
DMA Temporary Data Pegister Storage Aurea and during Memory-To-Memory DMA Transfers
under the control of the D!-iA_P_D_ read strobe from the DMAC PLD.
Generates the signal FiGB0_WR_ active low zo zhe CONFIG PLD for data byte 0 write
accesses to either the PCI Configuration Region of the DMA Temporary Data Register
Storage Area. Both of the3e memory spaces are implemented in the SFAJ. contained
within the CONFIG PLD. The active low 3tate of the REGE0_WR_ 3ignal allows the
CONFIG PLD SRAM data inputs to be driven by local data bits BAD0 BAD7 . This will
occur for valid decoded PCI Configuration Space Write Operations, PCI IO Write
Operations to the DMA Temporary Data Register Storage Area and during Memory-To-Memory
DMA Transfers under the control of the EMA_WR write strobe from the DMAC PLD.
Generates the 3ignal REGE1_WR_ active low to the CONFIG PLD for data byte 1 write
acce3se3 to either the PCI Configuration Region of the DMA Temporary Data Register
Storage Area. Both of these memory 3paces are implemented in the SRAM contained
within the CONFIG PLD. The active low state of the F.EGB1_WR_ signal allows the
CONFIG PLD SRAM data inputs to be driven local data bits BAD8 BAD15. This will
occur for valid decoded PCI Configuration Space Write Operations, PCI IO Write
Operations to the DMA Temporary Data Register Storage Ajrea and during Mercory-To-Mer.cry
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DMA Transfers under the control of the DMA_WR_ write strobe from the DMAC PLD.
Generates the signal REGB2_WR_ active low to the CONFIG PLD for data byte 2 write
accesses to either the PCI Configuration Region of the DMA Temporary Data Register
Storage Area. Both of these memory spaces are implemented in the SRAM contained
within the CONFIG PLD. The active low state of the REGB2_WR_ signal allows the
CONFIG PLD SRAM data inputs to drivn bye local data bits BAD16 BAD23. This will
occur for valid decoded PCI Configuration Space Write Operations, PCI IO Write
Operations to the DMA Temporary Data Register Storage Area and during Memory-To-Memory
DMA Transfers under the control of the DMA_WR_ write strobe from the DMAC PLD.
Generates the signal REGB3_WR_ active low to the CONFIG PLD for data byte 3 write
accesses to either the PCI Configuration Region of the DMA Temporary Data Register
Storage Area. Both of these memory spaces are implemented in the SRAM contained
within the CONFIG PLD. The active low state of the REGB3_WR_ signal allows the
CONFIG PLD SRAM data inputs to be driven by local data bits BAD2 5 BAD31. This will
occur for valid decoded PCI Configuration Space Write Operations, PCI IO Write
Operations to the DMA Temporary Data Register Storage Area and during Memory-To-Memory
DMA Transfers under the control of the DMA_WR_ write strobe from the DMAC PLD.
Generates the LT_OVF_ active low in response to the Latency Timer counting down to
zero. LT_OVF_ is synchronized to LCLK and presented to the PCICTRL PLD
PLD to instruct it to disconnect from the PCI Bus is the PCI Arbiter has removed its
Grant. This signal is designated as the Latency Timer Overflow Output.
Implements an 8-Bit PCI Latency Timer which is activated when the board arbitrates for and
becomes a PCI Initiator. The Latency Timer prevents the board from holding the PCI Bus as
a Initiator for more than the programmed number of PCI Clocks in the Configuration Regions
Latency Timer field. When this counter overflows by counting down to zero, the signal,
LT_OVF_, is asserted active low to the PCICTRL PLD to instruct it to release the PCI bus
upon completion of the current data phase provided that its PCI Bus Grant has been
relinquished by the Host PCI Bus Arbitrator.
Generates demultiplexed versions of the PCI Command Signals
CMDO, CMD1, CMD2 and CMD3 . These are used by the DECODE and CONFIG PLDs
to decode the type of PCI transaction being executed during a PCI Frame.
Declarations
device 'ifx780fp'
Inputs Pins
CLK66 pin 52
BCLK pin 1
ADDR CLOCK pm 118
BRST pin 2
BIDSEL pm 3
BTRDY pin 4
BIRDY pm 5
BFRAME pm 29
LFRAME pm 33
MASTER pin 34
DMA DONE pin 35
DMA DONE S pin 22
DMA ACK pin 36
DMA DIRECTION pin 37
CHAIN pin 38
LOADCTRL pm 67
DATA PHASE pm 68
CMD_ENABLE_ pin 25
BC BEO pin 69
BC BE1 pin 70
BC BE2 pin 71
BC_BE3_ pin 99
CMDO pin 55
CMD1 pin 10
CMD2 pin 12
CMD3 pm 88
LDEVSEL pin 100
"Local (up to 66Mhz) x2 PCI Bus Clock
"Local PCI Bus Clock for combinational logic
"Address Demultiplexing Clock
"Local Active Low PCI Reset
"Buffered Configuration Region Select
"Local PCI Target Ready*
"Local PCI Initiator Ready#
"Buffered PCI FRAME* signal
"Local PCI FRAME* signal
"Local PCI Device is PCI Bus Master*
"DMA Transfer Count Complete*
"DMA Transfer Count Complete Latched*
"DMA Cycle Acknowledge
"DMA Cycle Direction
"DMA Chaining Parameter Fetching Operation
"DMA State Machine Chain Load DMA Control Register
"Valid PCI Data Phase Detected
"Valid PCI Command Enable*
"Local PCI Byte Enable 0*
"Local PCI Byte Enable 1*
"Local PCI Byte Enable 2#
"Local PCI Byte Enable 3*
"Local PCI Command Bit 0
"Local PCI Command Bit 1
"Local PCI Command Bit 2
"Local PCI Command Bit 3
"Local PCI Device Select*
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PCI Local Address Bits To Decode
LA7
LA6
LA5
LA4
LA3
LA2
pin 48 "Local Address Bit 7
pin <_ 6 "Local Address Bit 6
pin 43 "Local Address Bit 5
pin 45 "Local Address Bit 4
pin 47 "Local Address Bit 3
pm 42 "Local Address Bit 2
Latched Latency Timer Register Values
LTC7
LTC6
LTC5
LTC4
LTC3
LTC2
LTC1
LTCO
LT WRITE
node 40
node 39
node 41
node 30
pin 30
pin 31
pin 101
pin 102
pin 124;
"Latched Latency Timer Value 7
"Latched Latency Timer Value 6
"Latched Latency Timer Value 5
"Latched Latency Timer Value 4
"Latched Latency Timer Value 3
"Latched Latency Timer Value 2
"Latched Latency Timer Value 1
"Latched Latency Timer Value 0
"Latency Timer Write Strobe=
PCI Status Inputs From PCI Master/Slave State Machines
MPARER_RPT
STRG_ABORT
MTP.G_ABORT
KiASTE_R_ABORT
APAF.EP
LSEPR
pin 103;
pm 104;
pin 3 5;
cin 4 0;
plD 41;
pm 32;
"PCI Bus Master Parity Error P.eported
"PCI Target Abort Issued
"PCI Target Abort P.eceived
"PCI Master Abort Received
"Any Kind of PCI Parity Error Detectea
"PCI System Error Issued by This Master
PCI Valid Command Register Outputs To PCI Master/Slave State Machines
IOACCS_ENABLE
MASTER_ENABLE
MEMWIV_ENABLE
?AP.EP_R_ENABLE
SYSERR ENABLE
pin 8 9
pin 49
pin 6
pin 7
oin 8
"PCI Command Register IO Access Enable
"PCI Command P.egister Master Enable
"PCI Command Fegi3ter Memory Write and Invalidate
"PCI Command register Parity Error Enable
"PCI Command Register System Error Enable
PCI Status Register Bi-Directional Pins
STATUS_B8
S_A_VS_B9
STATUS_B10
STATUS_B11
STATUS_B12
STATUS_B13
STATUS_B14
STATUS_B15
BAD24
3AD2 5
BAD26
3AD27
BAD28
BAD29
BAD30
BAD31
COMMAND_B0
COMM.jn._Bl
COMMAI 1D_B2
COMMAND_B3
COMMAND_B4
COMMAND_B5
COMMAND_B6
COMMAND_B7
COMMAND_B8
COMMAND_B9
COMMAND_B10
COMMAND_Bll
COMMAND_B12
COMMAND_B13
COMMAND B14
pin 96 "Status F egister I,5t_ Bit 8
oin 97 "Status F eai3ter Data Bit 9
pin 96 "Status F egister Data Bit 10
pin 95 "Status F ecister Data Bit 11
pin 94 "Status Register Data Bit 12
pin 92 "Status Register Data Bit 13
pin 91 "Status Register Data Bit 14
pin 90 "Status Register Data Bit 15
pin 98 "Buffered Data/Addre3s Bit 24
pin 97 "Buffered Data/Address Bit 2 5
pin 96 "Buffered Data/Address Bit 26
pin 95 "Buffered Data/Address Bit 27
pin 94 "Buffered Data/Address Bit 28
pin 92 "Buffered Data /Address Bit 2 9
pin 91 "Buffered Data/Address Bit 30
pin 90 "Buffered Data/Address Bit 31
pin 82 "Command Register Data Bit 0
pin 81 "Command Register Data Bit 1
pin 80 "Command Register Data Bit 2
pin 79 "Command Register Data Bit 3
pin 73 "Command Register Data Bit 4
pin 76 "Command Register Data Bit 5
pin 75 "Command Register Data Bit 6
pin 74 "Command Register Data Bit 7
pin 64 "Command Register Data Bit 8
pin 63 "Command Register Data Bit 9
pin 62 "Command Register Data Bit 10
pin 61 "Command Register Data Bit 11
pin 60 "Command Register Data Bit 12
pin 58 "Command Register Data Bit 13
pin 57 "Command Register Data Bit 14
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COMMAND_B15
BADO
BAD1
BAD2
BAD3
BAD4
BAD5
BAD 6
BAD7
BAD8
BAD9
BAD10
BAD11
BAD12
BAD13
BAD14
BAD15
pin 56; "Command Register Data Bit 15
Register Data Bit 0
Register Data Bit 1
Register Data Bit 2
Register Data Bit 3
Register Data Bit 4
Register Data Bit 5
Register Data Bit 6
Register Data Bit 7
Register Data Bit 8
Register Data Bit 9
Register Data Bit 10
Register Data Bit 11
Register Data Bit 12
Register Data Bit 13
Register Data Bit 14
Register Data Bit 15
pm 82; "Status
pm 81; "Status
pin 80; "Status
pin 79; "Status
pin 78; "Status
pin 76; "Status
pin 75; "Status
pm 7 4; "Status
pin 64; "Status
pm 63; "Status
pin 62; "Status
pin 61; "Status
pin 60; "Status
pin 58; "Status
pm 57; "Status
pm 56; "Status
Outputs and Feedback Terms
IO CTL WR pin 106;
IO STA RD pm 105,
SLAVE FIFO RD pin 72;
IFIFO CLEAR pin 107,
IFIFO DBF pm 109,
OFIFO WR pin 122;
OFIFO CLEAR pin 113;
OFIFO DAF pin 12 6;
FIFO_GBA pin 9;
DMA REGO RD pin 108;
DMA REG1 RD pin 112;
DMA REG2 RD pin 111;
DMA REG3 RD pin 127,
DMA REGO WR pin 128;
DMA REG1 WR pin 129;
DMA REG2 WR pin 123;
DMA REG3 WR pm 130;
CLS WRITE pin 73,
STATUS STROBE pin 54,
REGBO RD pin 120;
REGB1 RD pin 121;
REGB2 RD pin 115;
REGB3 RD pm 114;
REGBO WR pin 16,
REGB1 WR pin 15,
REGB2 WR pin 14,
REGB3 WR pin 13,
"I/O Control Register Write*
"I/O Status Register Read*
"Input FIFO 32-Bit Read Strobe in Slave Mode*
"Input FIFO Clear Strobe*
"Input FIFO Define Flag Strobe
"Output FIFO 32-Bit Write Strobe*
"Output FIFO Clear Strobe*
"Output FIFO Define Flag Strobe
"FIFO PCI Side Transceiver Control
"DMA Controller Source Address Register Read*
"DMA Controller Transfer Count Register Read*
"DMA Controller Control/Status Register Read*
"DMA Controller Next Pointer Register Read*
"DMA Controller Source Address Register Write*
"DMA Controller Transfer Count Register Write*
"DMA Controller Control/Status Register Write*
"DMA Controller Next Pointer Register Write*
"Cache Line Size Configuration Region Write Strobe*
"PCI Configuration Region Status Register Strobe*
"Config Region and DMA Temp Data Storage Byte 0 Read Strobe*
"Config Region and DMA Temp Data Storage Byte 1 Read Strobe*
"Config Region and DMA Temp Data Storage Byte 2 Read Strobe*
"Config Region and DMA Temp Data Storage Byte 3 Read Strobe*
"Config Region and DMA Temp Data Storage Byte 0 Write Strobe*
"Config Region and DMA Temp Data Storage Byte 1 Write Strobe*
"Config Region and DMA Temp Data Storage Byte 2 Write Strobe*
"Config Region and DMA Temp Data Storage Byte 3 Write Strobe*
PCI Latency Timer Pin Definitions
pin 28; "Latency Timer Overflow Output
LTCD7
LTCD6
LTCD5
LTCD4
LTCD3
LTCD2
LTCD1
LTCD0
node 24 "Latency
node 22 "Latency
node 23 "Latency
node 32 "Latency
node 29 "Latency
node 31 "Latency
node 26 "Latency
node 25 "Latency
Timer Data Bit
Timer Data Bit
Timer Data Bit
Timer Data Bit
Timer Data Bit
Timer Data Bit
Timer Data Bit
Timer Data Bit 0
LTimer [LTCD7,LTCD6,LTCD5,LTCD4,LTCD3,LTCD2,LTCD1,LTCD0] ;
LTlmerHi [LTCD7 , LTCD6 , LTCD5 , LTCD4 ] ;
LTimerLo [LTCD3,LTCD2,LTCD1,LTCD0] ;
LTimerln [LTCD7 . fb,LTCD6 . fb, LTCD5 . fb,LTCD4 . fb,
LTCD3 . fb , LTCD2 . fb , LTCD1 . fb , LTCD0 . fb ] ;
[BAD1 5 , BAD14 , BAD13 , BAD12 , BAD11 , LTC2 , LTC1 , LTC0 ] ;
[BAD15,BAD14,BAD13,BAD12] ;
[LTC7.fb,LTC6.fb,LTC5.fb,LTC4.fb,LTC3,LTC2,LTCl,L_C0] ;
LTREG_IN
LTREG_INHI
LTREG_OUT
LTREG_OUT_SIM
L_REG_OUT_HI
LTREG_OUT_LO
LTREG INLO
[LTC7,LTC6,LTC5,LTC4]
[LTC7,LTC6,LTC5,LTC4]
[LTC3 , LTC2 , LTC1 , LTC0 ]
[LTC3 , LTC2 , LTC1 , LTC0 ]
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Set Definitions and Constants
H,L,X,C,Z, SIMULATE 1,0, .X. , .C . , . Z . , 1;
PCI Command Definitions
PCI_CMD_BE
PCI_Command
InterruptAcknowledge
SpecialCycle
IO_Read
IO_Write
Reservedl
Reserved^
MemoryRead
MemoryWrite
Reserved3
P.eserved4
ConfigurationRead
ConfigurationWrite
MemoryReadMultiple
DualAddressCycle
MemoryReadLine
MemoryWritelnvalidate
BC_BE3_, BC_BE2_, BC_BE1_, BC_BE0_] ;
CMD3,CMD2,CMD1,CMD0] ;
0 ]
1 ]
1 ]
0 ]
1 ]
0 ]
1 ]
LocalData = [BAD7,BAD6,BAD5,BAD4,BAD3,BAD2,BAD1,BAD0] ;
TimerData = [BAD15,BAD14,BAD13,BAD12, BAD11, BAD10, BAD9, BAD8] ;
LocalAddress [LA6,LA5,LA4,IA3,LA2] ; "0x00 OxFF
LocalSpace [LA7,LA6];
lOControlStatus
DMASourceAddressReg
DMATransferCountReg
DMAControlStatusReg
DMANextPointerReg
InputFIFO
ClearlnputFIFO
WritelnputFIFOFlag
OutputFIFO
ClearOutputFIFO
WriteOutputFIFOFlag
Interruptciear
DMATempSpace
ConfigRegionSpace
hO; "0x00 0x3F
hlO "0x40 0x43
hll "0x44 0x47
hl2 "0x48 0x4B
hl3 "0x4C 0x4 F
hl4 "0x50 0x53
hl5 "0x54 0x57
h!6 "0x58 0x5B
hl8 "0x60 0x63
hl9 "0x64 0x67
hlA "0x68 0x6B
hlB "0x6C - - 0x6F
[1, 7, 7., 7, 7, 7, 7, X] ; "0x80 OxFF
[0,X,7.,7.,X,7.,7.,X] ; "0x00 0x7F
ConfigAddress LA6 ,LA5 ,LA4 ,LA3 ,LA2 ,BAD1 ,BAD0 ]
LatencyTimer 0 , 0 , 0 , 1 , 1 , X , X ] ,
StatusRegister 0 , o , 0 , 0 , 1 , X , X ] ,
CommandRegister o , 0 , 0 , 0 , 1 , 7. , X ] ,
CacheLineSize 0 , 0 , 0 , 1 , 1 , X , X ] ,
AddressZero 0 , o , 0 , 0 , 0 , x , X ]
BaseAddressl 0 , 0 , 1 , 0 , 1 , X , X ]
BaseAddre3s2 o , 0 , 1 , 1 , 0 , x , X ]
BaseAddressl 3 0 , 0 , 1 , X , 1 , x , x ]
BaseAddre3s3 0 , 0 , 1 , 1 , 1 , X , x ]
BaseAddress4 0 , 1 , x , x , 0 , X , x ]
BaseAddress5 0 , 1 , X , 0 , 1 , X , x ]
BaseAddress4 5 0 , 1 , X , X , X , X , x ]
Reserved2C 0 , 1 , o , 1 , 1 , x , x ]
Equations
equations
!IO CTL WR
!IO STA RD
!LFRAME_ 5 (LocalSpace == lOControlStatus)
!DATA_PHASE_ 5 !LDEVSEL_
_ (PCI_Command == IO_Write) BRST_
* !LFRAME_ - (LocalAddress == WritelnputFIFOFlag)
S !LDEVSEL_
s (PCI_Command == IO_Write) 5 BRST_;
!LFRAME_ - (LocalSpace =- lOControlStatus)
S !LDEVSEL_
s (PCI Command -= IO_Read) s BRST_;
"Equations for Decoding and Generating The DMA Source Address Register
"Read And Write Strobes:
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I DMA_REGO_RD_ !LFRAME_ s (LocalAddress == DMASourceAddressReg)
S !LDEVSEL_
s (PCI_Command -= IO_Read) s BRST_;
! DMA_REGO_WR_ !LFRAME_ s (LocalAddress == DMASourceAddressReg)
S !DATA_PHASE_ S !LDEVSEL_
s (PCI_Command == IO_Write) & BRST_;
"Equations for Decoding and Generating The DMA Transfer Count Register
"Read And Write Strobes:
! DMA_REG1_RD_ !LFRAME_ (LocalAddress == DMATransferCountReg)
S !LDEVSEL_
(PCI_Command == IO_Read) s BRST_;
! DMA_REG1_WR_ !LFRAME_ (LocalAddress == DMATransferCountReg)
!DATA_PHASE_ !LDEVSEL_
(PCI_Command == IO_Write) BRST_;
"Equations for Decoding and Generating The DMA Control/Status Register
"Read And Write Strobes:
! DMA_REG2_RD_ !LFRAME_ (LocalAddress == DMAControlStatusReg)
S !LDEVSEL_
5 (PCI_Command == IO_Read) _ BRST_;
! DMA_REG2_WR_ !LFRAME_ (LocalAddress == DMAControlStatusReg)
!DATA_PHASE_ !LDEVSEL_ ! BCLK
(PCI_Command == IO_Write) BRST_
# !CMD_ENABLE_ CHAIN LOADCTRL S DMA_ACK 1BCLK;
"Equations for Decoding and Generating The DMA Next Pointer Address Pointer
"Read And Write Strobes:
! DMA_REG3_RD_ = !LFRAME_ (LocalAddress == DMANextPointerReg)
!LDEVSEL_
(PCI_Command == IO_Read) _ BRST_
* LDEVSEL_ _ LOADCTRL CHAIN DATA_PHASE_;
! DMA_REG3_WR_ !LFRAME_ s (LocalAddress == DMANextPointerReg)
S DATA_PHASE_ . !LDEVSEL_
s (PCI_Command == IO_Write) s BRST_;
"Equation For Decoding and Generating The Input FIFO Clear Strobe:
IFIFO_CLEAR_.CLK BCLK;
IFIFO_CLEAR_ . OE 1 ;
! IFIFO_CLEAR_ := !LFRAME_ s (LocalAddress == ClearlnputFIFO)
S !DATA_PHASE_ 5 !LDEVSEL_
s (PCI_Command == IO_Write) s BRST_
# !BRST_;
* !LFRAME_ s (LocalAddress == WritelnputFIFOFlag)
" S !LDEVSEL_ S !BIRDY_ S ! BTRDY_
s (PCI_Command IO_Write) s BRST_;
"Equation To Decode and Generate The Input FIFO
"Almost Full/Almost Emtpy Flag Write Strobe:
IFIFO DBF. CLK
IFIFO_DBF.OE
= BCLK;
1;
IFIFO DBF
IFIFO_DBF
1;
!IFIFO_CLEAR_ 5 BRST
! IFIFO DBF := ILFRAME S (LocalAdi s WritelnputFIFOFlag)
"S !DATA_PHASE_ S !LDEVSEL_
"s (PCI_Command -= IO_Write) s BRST_
"!IFIFO_CLEAR_ S BRST_;
"Equations For Decoding and Generating the Input FIFO Read Strobes in Slave Mode:
SLAVE_FIFO_RD_ := !LFRAME_ 5 (LocalAddress == InputFIFO)
S !LDEVSEL_ S !DATA_PHASE_
s (PCI_Command == IO_Read) s BRST_;
SLAVE_FIFO_RD_.CLK = 1CLK66;
SLAVE_FIFO_RD_ . OE = 1 ;
"Equation To Decode and Generate The Output FIFO Clear Strobe:
!OFIFO_CLEAR_ ILFRAME_ S (LocalAddress =- ClearOutputFIFO)
S !DATA_PHASE_ S !LDEVSEL_
s (PCI_Command == IO_Write) 5 BRST_
# !LFRAME_ s (LocalAddress == WriteOutputFIFOFlag)
S !LDEVSEL_ & !BIRDY_ S ! BTRDY_
s (PCI_Command == IO_Write) s BRST_
* IBRST ;
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"Lquation To Decode and Generate The Output FIFO
"Almost Full/Almost Emtpy Flag Write Strobe:
0FIFO_DAF.CLK
OFTFO_DAF.OE
!OFIFO DAF
BCLK;
1;
:= !LFRAME_ (LocalAddress
!DATA_PHASE_ !LDEVSEL_
s (PCI_Command == IO_Write)
* ! OFIFO CLEAR 5 BRST ,
== WriteOutputFIFOFlag)
4 BRST
"Equations To Decode and Generate the Output FIFO Write Strobes:
OFIFO_WR_ := !LFRAME_ (LocalAddress == OutputFIFO)
!DATA_PHASE_ !LDEVSEL_
s (PCICommand == IO_Write) BRST_
S DMA_ACK ! CHAIN ! DMA_DIRECTION ! BCLK BRST_ DMA_DDNE_ DMA_
OFIFO_WR_.AR = !DMA_DONE_;
OFTFO_WR_.CLK ICLK66;
OFIFO WR .OE = 1;
"-.quation ror enabling the 32-Bit PCI transceiver side of the FIFO Buffers
FIFO_GBA.CLK
FTFO_GBA.AR
FIFO GBA.OE
:= !CMD_ENABLE_ DMA_DIRECTION !LFRAME_
# !LDEVSEL_ (LocalAddress==Input_TFO)
(PCI_Command==IO_Read) ;
BCLK;
CHAIN;
1;
CHAIN "Enable After Address Phase
"Equations For Controlling Latency Timer Operation
LTur.er.CLK BCLK;
LTimer.ASET !BRST_;
LTREG OUT HI.ASET - ! BRST ;
LTCD7
LTCD6
LTCD5
LTCD4
LTCD3
LTCD2
LTCD1
LTCDO
LTC7.fb MASTER_;
LTC6.fb MASTER_;
LTC5.fb MASTEP_;
LTC4.fb MASTER_.
LTC3 MASTEF._.
LTC2 MASTER_,
LTC1 MASTER_,
LTCO MASTER ,
BCLK;
= 1LTCD7 ILTCD6 !LTCD5 . :LTCD4
ILTCD3 1LTCD2 iLTCDl ! LTCDO;
1;
!LFPAME_ (ConfigAddress == LatencyTimer)
!DATA_PHASE_ BRST_
(PCI_Command == ConfigurationWrite) !BC BE1
"Equation to Latch Latency Timer Value Into Internal Register:
LTJ3VF.CLK
LT OVF
LT_OVF.OE
!LT WRITE
LTC7
LT07.OE
LTC7.CLK
:= SAD15 !LT_WRITE_
* LTC7 . fb LT_WRITE_
1;
BCLK;
LTC6
LTC6.0E
LTC6.CXK
LTC5.0E
LTC5.CLK
LTC4
LTC4 . OE
LTC4.CLK
:= BAD14 !LT_WRITE_
# LTC6.fb S LT_WRITE_ BRST_;
= 1;
= BCLK;
:= BAD13 !LT_WRITE_
* LTC5.fb LT_WRITE_ BRST_,
- 1;
BCLK;
:= BAD12 !LT_WRITE_
# LTC4.fb LT_WRITE_ BRST_.
1;
BCLK;
"Equations For Accessing Configuration Region and DMA Temporary Data Storage SRAM:
!REGB3_WR_ = !LDEVSEL_ ( PCI_Command == ConfigurationWrite)
BRST_ !DATA_PHASE_ !BC_BE3_ C14D_ENABLE
(ConfigAddress != BaseAddressl_3)
(ConfigAddress != BaseAddress2)
(ConfigAddress != BaseAddress4_5)
(ConfigAddress != AddressZero)
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!LFRAME_ I BC_BE3_ BRST_
!DATA_PHASE_ !LDEVSEL_ (LocalAddress
(PCI Command == IO_Write) CMD_ENABLE_;
DMAControlStatusReg)
IREGB2 WR !LDEVSEL_ i
BRST
(PCI_Command :
(DATA PHASE
= ConfigurationWrite)
!BC BE2 CMD ENABLE
(ConfigAddress
(ConfigAddress
(ConfigAddress
(ConfigAddress
(ConfigAddress
LFRAME !BC BE2
BaseAddressl_3)
BaseAddress2)
StatusRegister)
BaseAddress4_5)
AddressZero)
_ BRST_
!DATA_PHASE_ !LDEVSEL_ (LocalAddress
(PCI Command -= IO_Write) CMD_ENABLE_;
DMAControlStatusReg )
!LDEVSEL_ (PCIJOommand == ConfigurationWrite)
BRST_ !DATA_PHASE_ ! BC_BE1_ CMD_ENABLE_
(ConfigAddress != BaseAddressl_3)
(ConfigAddress != BaseAddress4_5)
(ConfigAddress != BaseAddress2)
(ConfigAddress != AddressZero)
# !LFRAME_ ! BC_BE1_ BRST_
!DATA_PHASE_ !LDEVSEL_ (LocalAddress
(PCI Command =- IO_Write) CMD_ENABLE_;
DMAControlStatusReg)
! REGBO WR !LDEVSEL_ (PCI_Command == ConfigurationWrite)
BRST IDATA PHASE ! BC BEO CMD ENABLE
= BaseAddressi_3)
= BaseAddress2)
= Reserved2C)
= BaseAddress4 }
= BaseAddress5)
= AddressZero)
!LFRAME_ ! BC_BE0_ BRST_
!DATA_PHASE_ !LDEVSEL_ (LocalAddress
(PCI_Command == IO_Write) CMD_ENABLE_;
(ConfigAddress
(ConfigAddress
(ConfigAddress
(ConfigAddress
(ConfigAddress
(ConfigAddress
DMAControlStatusReg)
!REGB0_RD_ - !LDEVSEL_ (PCIJOommand == ConfigurationRead) CMD_ENABLE_
(ConfigAddress != StatusRegister)
S BRST_ !BC_BE0_;
!REGB1_RD_ = !LDEVSEL_ (PCI_Command == ConfigurationRead) CMD_ENABLE_
(ConfigAddress != StatusRegister)
BRST_ !BC_BE1_
# !LFRAME_ BRST_
ILDEVSEL^ (LocalAddress == DMAControlStatusReg)
(PCI_Command == IO_Read) CMD_ENABLE_ !BC_BE1_;
!REGB2_RD_ !LDEVSEL_ (PCI_Command == ConfigurationRead) CMD_ENABLE_
BRST_ !BC_BE2_
# !LFRAME_ BRST_
!LDEVSEL_ (LocalAddress == DMAControlStatusReg)
(PCIJOommand == IO_Read) CMD_ENABLE_ !BC_BE2_;
!REGB3_RD_ !LDEVSEL_ (PCI_Command == ConfigurationRead) CMD_ENABLE_
(ConfigAddress != StatusRegister)
BRST_ >BC_BE3_
* !LFRAME_ BRST_
!LDEVSEL_ (LocalAddress DMAControlStatusReg)
(PCIJOommand == IOJRead) CMD_ENABLE_ !BC_BE3_;
"Equation to Generate Cache Line Size Shadow Register Write Strobe:
!CLS_WRITE_ !LFRAME_ (LocalAddress -= InterruptClear)
!LDEVSEL_ BRST_
(PCI_Command == IOWrite) CMD_ENABLE_ !BC_BE0_;
"Equations For Setting, Clearing And Enabling Command Register Bits:
COMMANDJ315 := 0;
COMMAND_B15.CLK (ConfigAddress =- CommandRegister)
!DATA_PHASE_ !LDEVSEL_
(PCI_Command == ConfigurationWrite) !BC_BE1_;
COMMAND_B15.0E = (ConfigAddress == CommandRegister)
!LDEVSEL_
(PCI_Command == ConfigurationRead) ! BC_BE1_;
COMMAND_B15.AR !BRST_;
COMMAND_B14 := 0;
COMMAND_B14.CLK (ConfigAddress == CommandRegister)
IDATA PHASE ILDEVSEL
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COMMAND B14.0E
COMMAND B14.AR
(PCIJOommand ==
(ConfigAddress ==
!LDEVSEL_
(PCIJCommand ==
IBRST ;
ConfigurationWrite) !BC_BE1_
CommandRegister)
ConfigurationRead) IBC BE1_.
COMMAND_B13 :
COMMAND B13.CLK
COMMAND B13.0E
COMMAND B13.AR
- 0;
(ConfigAddress =
!DATA_PHASE_
(PCIJCommand ==
(ConfigAddress ==
!LDEVSEL_
(PCIJOommand ==
IBRST ;
= CommandRegister)
!LDEVSEL_
ConfigurationWrite) ! BC_BE1_
CommandRegister)
ConfigurationRead) ! BC BE1_.
COMMAND_B12 :
COMMAND B12. CLK
COMMAND B12.0E
COMMAND B12.AR
= 0;
(ConfigAddress =
!DATA_PHASE_
(PCI_Command ==
(ConfigAddress ==
!LDEVSEL_
(PCIJCommand ==
IBRST ;
= CommandRegister)
!LDEVSEL_
ConfigurationWrite) !BC_BE1_
CommandRegister )
ConfigurationRead) ! BC BE1_;
COMMAND_Bll :
COMMAND Bll.CLK
COMMAND Bll.OE
COMMAND Bll.AR
0;
(ConfigAddress =
!DATA_PHASE_
(PCI_Command ==
(ConfigAddress ==
!LDEVSEL_
(PCIJCommand ==
IBRST ;
= CommandRegister)
!LDEVSEL_
ConfigurationWrite) !BC_BE1_
CommandRegister)
ConfigurationRead) !BC BE1 ,
COMMAND_B10 :
COMMAND BIO. CLK
COMMAND B10.OE
COMMAND B10.AR
' 0;
(ConfigAddress =
!DATA_PHASE_
(PCI_Command ==
(ConfigAddress ==
!LDEVSEL_
(PCIJOommand ==
!BRST ;
= CommandRegister)
!LDEVSEL_
ConfigurationWrite) !BC_BE1_
CommandRegister)
ConfigurationRead) IBC BE1 ,
COMMAND_B9
COMMAND B9.CLK
COMMAND B9.0E
COMMAND B9.AR
:= 0;
= (ConfigAddress =
!DATA_PHASE_
(PCIJCommand ==
(ConfigAddress ==
!LDEVSEL_
(PCI_Command ==
IBRST ;
= CommandRegister)
LDEVSEL_
ConfigurationWrite) !BC_BE1_
CommandRegister)
ConfigurationRead) IBC BE1 ,
COMMAND_B8
COMMAND B8.CLK
COMMAND B8.0E
COMMAND B8.AR
= BAD8;
(ConfigAddress =
!DATA_PHASE_
(PCIJCommand ==
(ConfigAddress ==
I LDEVSEL_
(PCIJOommand ==
IBRST ;
- CommandRegister)
!LDEVSEL_
ConfigurationWrite) !BC_BE0_
CommandRegister)
ConfigurationRead) !BC_BE1_.
COMMAND_B7
COMMAND B7.CLK
COMMAND B7.0E
COMMAND B7.AR
= 0;
(ConfigAddress =
!DATA_PHASE_
(PCIJCommand =
(ConfigAddress ==
!LDEVSEL_
(PCI_Command ==
IBRST ;
= CommandRegister)
!LDEVSEL_
ConfigurationWrite) I BC_BE0_
CommandRegister)
ConfigurationRead) !BC_BE0_;
COMMAND_B6
COMMAND B6.CLK
COMMAND B6.0E
COMMAND B6.AR
= BAD6;
(ConfigAddress
!DATAJ?HASE_
(PCIJOommand =
(ConfigAddress =
!LDEVSEL_
(PCIJCommand == ConfigurationRead) !BC_BE0
IBRST ;
CommandRegister)
LDEVSEL_
ConfigurationWrite) !BC_BE0_
CommandRegister)
COMMAND_B5
COMMAND B5.CLK
COMMAND B5.0E
= BAD5;
(ConfigAddress =
!DATA_PHASE_
(PCIJCommand ==
(ConfigAddress ==
ILDEVSEL
= CommandRegister)
!LDEVSEL_
ConfigurationWrite) !BC_BE0
CommandRegister }
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COMMAND B5.AR
( PCIJCommand
IBRST ;
ConfigurationRead) !BC_BE0
COMMAND_B4
COMMAND B4.CLK
COMMAND B4.0E
COMMAND B4.AR
= BAD4;
= (ConfigAddress == CommandRegister)
!DATA_PHASE_ !LDEVSEL_
(PCIJCommand == ConfigurationWrite) !BC_BE0_
(ConfigAddress == CommandRegister)
!LDEVSEL_
(PCIJOommand == ConfigurationRead) !BC_BE0_;
IBRST ;
COMMAND_B3 := BAD3 ;
COMMAND_B3.CLK - (ConfigAddress == CommandRegister)
!DATA_PHASE_ !LDEVSEL_
(PCIJCommand == ConfigurationWrite) !BC_BE0_
COMMAND_B3 . OE (ConfigAddress == CommandRegister)
!LDEVSEL_
(PCIJCommand == ConfigurationRead) !BC_BEO_;
COMMAND B3.AR IBRST ;
COMMAND_B2 := BAD2 ;
COMMAND_B2 . CLK (ConfigAddress =
!DATA_PHASE_
(PCIJOommand ==
COMMAND_B2 . OE = (ConfigAddress ==
!LDEVSEL_
(PCIJOommand ==
COMMAND B2.AR IBRST ;
= CommandRegister)
!LDEVSEL_
ConfigurationWrite) ! BC_BE0_
CommandRegister)
ConfigurationRead) !BC_BE0_;
COMMAND_Bl := 0;
COMMAND_Bl . CLK (ConfigAddress == CommandRegister)
!DATA_PHASE_ !LDEVSEL_
(PCI_Command == ConfigurationWrite) !BC_BE0_
COMMAND_B1.0E (ConfigAddress == CommandRegister)
!LDEVSEL_
(PCI_Command =>= ConfigurationRead) !BC_BE0_;
COMMAND Bl.AR IBRST ;
COMMANDJ30
COMMAND BO. CLK
COMMAND B0.OE
- BADO;
(ConfigAddress
!DATA_PHASE_
(PCIJOommand =
(ConfigAddress =
!LDEVSEL_
(PCIJCommand =
IBRST ;
= CommandRegister)
!LDEVSEL_
ConfigurationWrite) !BC_BE0_
CommandRegister )
ConfigurationRead) !BC_BE0_;
COMMAND_B0.AR
_
"Equations For Generating Valid Command Register Latched Outputs:
IOACCS_ENABLE := COMMAND_B0 . FB BRST_;
IOACCSJSNABLE.CLK = BCLK;
IOACCS_ENABLE.OE 1;
IOACCS ENABLE. AR IBRST ;
MASTER_ENABLE := COMMAND_B2 . FB BRST_
MASTER ENABLE. CLK BCLK;
MASTER ENABLE..OE 1;
MASTER_ENABLE..AR ! BRST
MEMWIV ENABLE := 0;
MEMWIV ENABLE..CLK BCLK;
MEMWIV ENABLE.,OE 1;
MEMWIV ENABLE..AR IBRST
PARERR_ENABLE := COMMANDJ36 . FB BRST_;
PARERR_ENABLE.CLK BCLK;
PARERR_ENABLE.OE 1;
PARERR_ENABLE . AR !BRST_;
SYSERR_ENABLE := COMMAND_B8 . FB BRST_;
SYSERR_ENABLE := 0;
SYSERR_ENABLE . CLK BCLK;
SYSERR_ENABLE.OE 1;
SYSERR ENABLE. AR IBRST ;
"Equations For Setting, Clearing And Enabling Status Register Bits:
STATUS_B8 := MPARER_RPT (PCIJCommand
# IBAD24 (PCIJOommand
STATUS_B8 . CLK STATUSJ3TROBE
(PCIJCommand == ConfigurationRead) !BC_BE3_
STATUS_STROBE
(PCIJ-ommand == ConfigurationWrite) I BC_BE3
ConfigurationRead )
ConfigurationWrite )
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STATUS_B8 . OE STATUS_STROBE
(PCIJCommand == ConfigurationF.ead)
STATUS 38..AR. = :BRST ,
IBC BE3
STATUS_B9
STATUS B9-OE
STATUS_B10
STATUS B10.0E
STATUSJ311
STATUS_B11.CLK
SIATUS_B11.C>E
SIATUS_B11.AR
STATUS_B12
STATUS B1C.CLK
0;
STATUS_STROBE
s (PCI_Command = ConfigurationRead) IBC BE3_
STATUS_STROBE
( PCI Command ConfigurationRead) 3C BE3
ConfigurationRead)
ConfigurationWrite) ;
3C BE3
= STRG_ABORT (PCIJCommand
# IBAD27 ( PCI_Command
STATUS S7K03E
_ (PCI_Command == ConfigurationRead)
STATUS_STROBE
(PCI_Command == ConfigurationWrite) !BC_3E3_;
SCATUS_STRG3E
fFCI Command == Cent iaurationF.ead) IBC 3E3 ;
ConfigurationRead)
ConfigurationWrize )
IBC BE3
:= KTF.G_ABORT (PCIJCommand
# IBAD28 (PCIJCommand
SIATUS_STF.03E
( FCIJCommand == ConfigurationRead)
_ _
STATUS_SIF.03E
(PCI_Con_r.and == ConfigurationWrite) .EC_3E3_.
= STATUS STF.C3E
STATUS_B13
STATUS_313.C1K
STATUS E13.0E
STACUS_313.AR
STATUS_B14
SIA_US_B14.CLK
S7AIUS_B14.AR
STATUS_B15
SIATUS_315.'C1K
SIATUS_315.0E
S_ACUS_315.AR
STATUS STROBE
= HASlEF._ABORT i (PCIJCommand
# :3AD2 9 ( PCIJOommand
= STATUS STRGBZ
_ (PCIJCommand ==
Configuratior.F.ead'
STATUS_STROEE
u (PCIJCommand == Configuraticr.Write)
STATUS_ST?.03E
:'
PCIJCommand == ConfiguraticnF.ead;
. SFSC ,
ConfigurationRead)
ConfigurationWrite; ;
Com igurationRead)
ConfigurazionWrite) ;
:=
_.S_RR (PCIJCommand
. IBAD30 (PCIJUcmmano
f PCIJCommand == ConfiguraticnF.ead', I3C_EE3_
STAIUS_STRC3E
IPCI_Ccmmar.d == ConfigurationWrite) !BC_BE3_
STATUS STFC3E
fPCI Command == ConficuraticnF.ead; .30 3E3 ,
:= APARER (PCIJCommand == ConfigurationRead)
* IBAD31 ( PCIJOommand == Ccr.figurazior.Wrize; ;
STATUS_STP.03E
(PCIJCommand == ConfigurazicmRead) j !3C_BE3_
STA_US_STP.OEE
(PCIJ-cmmanu == ConfigurationWrite! 5 !BC_BE3_;
STA.TUS_STROBE
(PCI_Command =- Ccr.figurationRaad) .3C_3E3_.
(PCIJCommand == Configuratior.F.ead) :LDEVSE___
(ConfigAddress =- StatusRegister) ;
for Demultiplexing the PCI Command Signal
OE. 3 : = BC 3E3
. OIL3
CMD3.CLK C7 76 .
CMD3.0E I;
BC_BE2_ 1BFRAME_ LFRAME_
CKD2 :1FRAME_,
.CLK66;
OSl.OE
BC_BE1_ !BFRAME_ LFRAME_
CMDi !LFRAME_,
7ff ;
CMDO := BC_BE0_ 5 !BFRAME_ LFBAJ-___
# CMDO !LFRAME_.
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CMDO . CLK
CMDO.OE
ICLK66;
1;
Equations for Demultiplexing some Local Address Bits:
LA7 := BAD7;
LA7 . CLK ADDRJULOCK;
LA7 . OE 1 ;
LA6 := BAD6;
LA6 . CLK ADDRJCLOCK ;
LA6.0E 1;
LA5 := BAD5;
LAS. CLK ADDRJCLOCK;
LA5.0E = 1;
LA4 := BAD4;
LA4.CLK = ADDRJCLOCK;
LA4 . OE 1 ;
LA3 := BAD3;
LA3.CLK = ADDR_CLOCK;
LA3 . OE 1 ;
LA2 := BAD2;
LA2.CLK ADDRJCLOCK;
LA2 . OE 1 ;
Latency Timer Truth Table
"Output Enable Equations added for Simulation Purposes
LTCD7.0E = SIMULATE;
LTCD6.0E
LTCD5.0E
LTCD4.0E
LTCD3 . OE
LTCD2 . OE
LTCDl.OE
LTCDO. OE
SIMULATE
SIMULATE
SIMULATE
SIMULATE
SIMULATE
SIMULATE
SIMULATE
state_diagram LTimerLo
15:
if IMASTER then 14;
else if MASTER (LTREG OUT LO==0) then 0
else if MASTER (LTREG OUT LO==1) then 1
else if MASTER (LTREG OUT LO==2) then 2
else if MASTER (LTREG OUT LO==3) then 3
else if MASTER (LTREG OUT LO== 4) then 4
else if MASTER (LTREG OUT LO==5) then 5
else if MASTER (LTREG OUT LO== 6) then 6
else if MASTER (LTREG OUT LO==7) then 7
else if MASTER (LTREG OUT LO==8) then 8
else if MASTER (LTREG OUT LO==9) then 9
else if MASTER (LTREG OUT LO==10) then 10
else if MASTER (LTREG OUT LO==11) then 11
else if MASTER (LTREG OUT LO==12) then 12
else if MASTER (LTREG OUT LO==13) then 13
else if MASTER (LTREG OUT LO--14) then 14
else 15;
14:
if IMASTER then 13;
else if MASTER (LTREG OUT LO==0) then 0
else if MASTER (LTREG OUT LO==1) then 1
else if MASTER (LTREG OUT LO==2) then 2
else if MASTER (LTREG OUT LO==3) then 3
else if MASTER (LTREG OUT LO-=4) then 4
else if MASTER (LTREG OUT LO==5) then 5
else if MASTER (LTREG OUT LO==6) then 6
else if MASTER (LTREG OUT LO==7) then 7
else if MASTER (LTREG OUT LO==8) then 8
else if MASTER (LTREG OUT LO== 9) then 9
else if MASTER (LTREG OUT LO==10) then 10
else if MASTER (LTREG OUT LO==11) then 11
else if MASTER (LTREG OUT LO==12 then 12
else if MASTER (LTREG OUT LO==13 then 13
else if MASTER (LTREG OUT LO==15 then 15
else 14;
13:
if I MASTER then 12;
else if MASTER^ (LTREG OUT LO==0) then 0
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State 12
11
else if MASTER (LTREG OUT LO===1) then 1
else if MASTER (LTREG OUT L0===2) then 2
else if MASTER 5 (LTREG OUT L0===3) then 3
else if MASTER (LTREG OUT LO===4) then 4
else if MASTER (LTREG OUT LO===5) then 5
else if MASTER (LTREG OUT LO=== 6) then 6
else if MASTER (LTREG OUT LO===7) then 7
else if MASTER (LTREG OUT LO===8) then 8
else if MASTER (LTREG OUT LO===9) then 9
else if MASTER (LTREG OUT LO===10) then 10
else if MASTER i (LTREG OUT LO===11) then 11
else if MASTER (LTREG OUT LO===12) then 12
else if MASTER (LTREG OUT LO===14) then 14
else if MASTER (LTREG OUT LO===15) then 15
else 13;
if ! MASTER then 11;
else if MASTER (LTREG OUT LO===0) then 0
else if MASTER (LTP.EG OUT LO===1) then 1
else if MASTER (LTREG OUT LO===2) then 2
else if MASTER. (LTREG OUT LO===3) then 3
else if MASTER (LTREG OUT LO==-4) then 4
else if MASTER (LTPXG OUT LO===5} then 5
else if MASTER (LTREG OUT LO===6) then 6
else if MASTER. (LTREG OUT LO===7) then 7
else if MASTER (LTREG OUT L0===8) then 8
else if MASTER (LTREG OUT LO===9) then 9
else if MASTER (LTREG OUT LO===10) then 10
else if MASTER. (LTREG OUT LO===11) then 11
else if MASTER (LTREG OUT LO===13) then 13
else if MASTER (LTREG OUT LO===14) then 14
else if MASTER (LTREG OUT LO===15) then 15
else 12;
'.
if _ MASTER then 10;
else if MASTER (LTP.EG OUT LO=--=0) then 0
else if MASTEP. ( LTREG OUT LO==li then 1
else if MASTER (LTPEG OUT LO==2) then 2
else if MASTER (LTREG OUT LO=.=3) then 3
else if MASTER (LTREG OUT LO==4) then 4
else if MASTER (LTREG OUT LO==5) then 5
else if MASTER (LTREG OUT LO==6) then 6
else if MASTER (LTREG OUT LO==7) then 7
else if MASTER_ (LTREG OUT LO==8) then 8
else if MASTER (LTREG OUT LO==9) then 9
else if MASTER. (LTREG OUT LO==10) then 10
else if MASTER (LTREG OUT LO==12) then 12
else if MASTER (LTREG OUT LO==13) then 13
else if MASTER (LTREG OUT LO==14) then 14
else if MASTER (LTREG OUT LO==15) then 15
else 11;
0 _
if ilMAS'IEP. then 9;
else if MASTER (LTREG OUT LO==0) then 0
else if MASTER (LTREG OUT LO==1) then 1
else if MASTER (LTREG OUT LO==2) then 2
else if MASTER (LTREG OUT LO==3) then 3
else if MASTER (LTREG OUT LO==4) then 4
else if MASTER (LTREG OUT LO==5) then 5
else if MASTER (LTREG OUT LO==6) then 6
else if MASTER (LTREG OUT LO==7) then 7
else if MASTER (LTREG OUT LO==8) then 8
else if MASTER_ (LTREG OUT LO==9) then 9
else if MASTER (LTREG OUT LO==11) then 11
else if MASTER (LTREG OUT LO==12) then 12
else if MASTER (LTREG OUT LO==13) then 13
else if MASTEP. (LTREG OUT LO==14) then 14
el3e if MASTER (LTREG OUT LO==15) then 15
else 10;
if '.:MASTER the:n 8;
else if MASTER (LTREG OUT LO==0) then 0
el3e if MASTER (LTREG OUT LO==1) then 1
else if MASTER (LTREG OUT LO==2) then 2
else if MASTER (LTREG OUT LO==3) then 3
else if MASTER (LTREG OUT LO=>=4) then 4
else if MASTER (LTREG OUT LO=>=5) then 5
else if MASTER (LTREG OUT LO==6) then 6
el3e if MASTER (LTREG OUT LO==7) then 7
else if MASTER (LTREG OUT LO==8) then B
else if MASTER (LTREG OUT LO=-10) then 10
else if MASTER (LTREG OUT LO==11) then 11
else if MASTER (LTREG OUT LO==12) then 12
else if MASTER (LTREG OUT LO=>=13 ) then 13
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State 7;
State 6
else if MASTER LTREG OUT LO==14) then 14
else if MASTER LTREG OUT LO==15) then 15
else 9;
if 1 MASTER then 7;
else if MASTER LTREG OUT L0== 0) then 0
else if MASTER LTREG OUT L0== 1) then 1
else if MASTER LTREG OUT L0==2) then 2
else if MASTER LTREG OUT LO==3) then 3
else if MASTER LTREG OUT LO==4) then 4
else if MASTER LTREG OUT LO==5) then 5
else if MASTER LTREG OUT LO== 6) then 6
else if MASTER LTREG OUT LO==7) then 7
else if MASTER (LTREG OUT LO== 9) then 9
else if MASTER LTREG OUT LO== 10) then 10
else if MASTER LTREG OUT LO==11) then 11
else if MASTER LTREG OUT LO==12) then 12
else if MASTER LTREG OUT LO==13) then 13
else if MASTER LTREG OUT LO== 14) then 14
else if MASTER LTREG OUT LO==15) then 15
else 8;
if !MASTER_ then 6;
else if MASTER LTREG OUT LO==0) then 0
else if MASTER LTREG OUT LO==1) then 1
else if MASTER LTREG OUT LO==2) then 2
else if MASTER LTREG OUT LO== 3) then 3
else if MASTER LTREG OUT LO==4) then 4
else if MASTER LTREG OUT LO== 5) then 5
else if MASTER LTREG OUT LO== 6) then 6
else if MASTER LTREG OUT LO==8) then 8
else if MASTER LTREG OUT LO== 9) then 9
else if MASTER LTREG OUT LO==10) then 10
else if MASTER LTREG OUT LO==11) then 11
else if MASTER LTREG OUT LO==12) then 12
else if MASTER LTREG OUT LO=-13) then 13
else if MASTER LTREG OUT LO==14) then 14
else if MASTER LTREG OUT LO=-15) then 15
else 7;
if !MASTER_ then 5;
else if MASTER LTREG OUT LO==0) then 0
else if MASTER LTREG OUT LO==1) then 1
else if MASTER LTREG OUT LO==2) then 2
else if MASTER LTREG OUT LO==3) then 3
else if MASTER LTREG OUT LO==4) then 4
else if MASTER LTREG OUT LO== 5) then 5
else if MASTER LTREG OUT LO==7) then 7
else if MASTER LTREG OUT LO==8) then 8
else if MASTER LTREG OUT LO==9) then 9
else if MASTER LTREG OUT LO==10) then 10
else if MASTER LTREG OUT LO==11) then 11
else if MASTER LTREG OUT LO==12) then 12
else if MASTER LTREG OUT LO==13) then 13
else if MASTER LTREG OUT LO==14) then 14
else if MASTER (LTREG OUT LO==15) then 15
else 6;
if IMASTER then 4;
else if MASTER LTREG OUT LO==0) then 0
else if MASTER LTREG OUT LO==1) then 1
else if MASTER LTREG OUT LO==2) then 2
else if MASTER LTREG OUT LO== 3) then 3
else if MASTER LTREG OUT LO==4) then 4
else if MASTER (LTREG OUT LO==6) then 6
else if MASTER (LTREG OUT LO==7) then 7
else if MASTER (LTREG OUT LO==8) then 8
else if MASTER LTREG OUT LO== 9) then 9
else if MASTER LTREG OUT LO==10) then 10
else if MASTER LTREG OUT LO==11) then 11
else if MASTER LTREG OUT LO==12) then 12
else if MASTER LTREG OUT LO==13) then 13
else if MASTER (LTREG OUT LO== 14) then 14
else if MASTER (LTREG OUT LO== 15) then 15
else 5;
if IMASTER then 3;
else if MASTER LTREG OUT LO==0) then 0
else if MASTER LTREG OUT LO==1) then 1
else if MASTER LTREG OUT LO==2) then 2
else if MASTER (LTREG OUT LO==3) then 3
else if MASTER (LTREG OUT LO=-5) then 5
else if MASTER (LTREG OUT LO==6) then 6
else if MASTER (LTREG OUT LO==7) then 7
88
Rochester Institute ofTechnology Computer Science Department
else if MASTER (LTREG OUT LO==8) then 8
else if MASTER (LTREG OUT LO==9) then 9
else if MASTER (LTREG OUT LO==10) then 10
else if MASTER (LTREG OUT LO==11) then 11
else if MASTER (LTREG OUT LO==12) then 12
else if MASTER (LTREG OUT LO==13) then 13
else if MASTER (LTREG OUT LO==14) then 14
else if MASTER (LTREG OUT LO==15) then 15
else
State 3:
if I.
4;
1ASTER theni 2;
else if MASTER (LTREG OUT LO==0) then 0
else if MASTER (LTREG OUT LO==1) then 1
else if MASTER (LTREG OUT LO==2) then 2
else if MASTER (LTREG OUT LO==4) then 4
else if MASTER (LTREG OUT LO==5) then 5
else if MASTER (LTREG OUT LO== 6) then 6
else if MASTER (LTREG OUT LO==7) then 7
else if MASTER (LTREG OUT LO==8) then 8
else if MASTER (LTREG OUT LO== 9) then 9
else if MASTER (LTREG OUT LO==10) then 10
else if MASTER (LTREG OUT LO==11) then 11
else if MASTER (LTREG OUT LO==12) then 12
else if MASTER (LTREG OUT LO==13) then 13
else if MASTER (LTREG OUT LO==14) then 14
else if MASTER (LTREG OUT LO==15) then 15
else 3;
State 2:
if I MASTER then 1;
else if MASTER (LTREG OUT LO==0) then 0
else if MASTER (LTREG OUT LO==1) then 1
else if MASTER (LTREG OUT LO==3) then 3
else if MASTER (LTREG OUT LO==4) then 4
else if MASTER (LTREG OUT LO== 5) then 5
else if MASTER (LTREG OUT LO== 6) then 6
else if MASTER (LTREG OUT LO==7) then 7
else if MASTER (LTREG OUT LO==8) then 8
else if MASTER (LTREG OUT LO==9) then 9
else if MASTER (LTREG OUT LO==10) then 10
else if MASTER (LTREG OUT LO==11) then 11
else if MASTER (LTREG OUT LO==12) then 12
else if MASTER (LTREG OUT LO==13) then 13
else if MASTER (LTREG OUT LO==14) then 14
else if 14ASTER (LTREG OUT LO== 15) then 15
else 2;
State 1:
if I MASTER then 0;
else if MASTER (LTREG OUT LO==0) then 0
else if MASTER (LTREG OUT LO==2) then 2
else if MASTER (LTREG OUT LO==3) then 3
else if MASTER (LTREG OUT LO==4) then 4
else if MASTER (LTREG OUT LO== 5) then 5
else if MASTER (LTREG OUT LO==6) then 6
else if MASTER (LTREG OUT LO==7) then 7
else if MASTER (LTREG OUT LO==8) then 8
else if MASTER (LTREG OUT LO== 9) then 9
else if MASTER (LTREG OUT LO==10) then 10
else if MASTER (LTREG OUT LO==11) then 11
else if MASTER (LTREG OUT LO==12) then 12
else if MASTER (LTREG OUT LO==13) then 13
else if MASTER (LTREG OUT LO==14) then 14
else if MASTER (LTREG OUT LO==15) then 15
else 1;
State 0:
if !MASTER_ (LTimerHi != 00) theni 15
else if MASTER (LTREG OUT LO==1) then 1
else if MASTER (LTREG OUT LO==2) then 2
else if MASTER (LTREG OUT LO==3) then 3
else if MASTER (LTREG OUT LO==4) then 4
else if MASTER (LTREG OUT LO==5) then 5
else if MASTER (LTREG OUT LO==6) then 6
else if MASTER (LTREG OUT LO==7) then 7
else if MASTER (LTREG OUT LO==8) then 8
else if MASTER (LTREG OUT LO== 9) then 9
else if MASTER (LTREG OUT LO==10) then 10
else if MASTER (LTREG OUT LO==11) then 11
else if MASTER (LTREG OUT LO==12) then 12
else if MASTER (LTREG OUT LO==13) then 13
else if MASTER (LTREG OUT LO==14) then 14
else if MASTER (LTREG OUT LO==15) then 15
else 0;
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state_diagram LTimerHi
State 15:
If (LTimerLo==0 I MASTER then 14
else if MASTER (LTREG OUT HI==0) then 0
else if MASTER (LTREG OUT HI==1) then 1
else if MASTER (LTREG OUT HI==2) then 2
else if MASTER (LTREG OUT HI==3) then 3
else if MASTER (LTREG OUT HI==4) then 4
else if MASTER (LTREG OUT HI== 5) then 5
else if MASTER (LTREG OUT HI== 6) then 6
else if MASTER (LTREG OUT HI==7) then 7
else if MASTER (LTREG OUT HI==8) then 8
else if MASTER (LTREG OUT HI==9) then 9
else if MASTER (LTREG OUT HI==10 then 10
else if MASTER (LTREG OUT HI==11 then 11
else if MASTER (LTREG OUT HI== 12) then 12
else if MASTER (LTREG OUT HI==13 then 13
else if MASTER (LTREG_OUT_HI==14 then 14
else 15
State 14:
If (LTimerLo==0 IMASTER then 13
else if MASTER (LTREG OUT HI==0) then 0
else if MASTER (LTREG OUT HI==1) then 1
else if MASTER (LTREG OUT HI==2) then 2
else if MASTER (LTREG OUT HI==3) then 3
else if MASTER (LTREG OUT HI==4) then 4
else if MASTER (LTREG OUT HI==5) then 5
else if MASTER (LTREG OUT HI== 6) then 6
else if MASTER (LTREG OUT HI==7) then 7
else if MASTER (LTREG OUT HI==8) then 8
else if MASTER (LTREG OUT HI== 9) then 9
else if MASTER (LTREG OUT HI==10) then 10
else if MASTER (LTREG OUT HI-=11) then 11
else if MASTER (LTREG OUT HI==12) then 12
else if MASTER (LTREG OUT HI==13 then 13
else if MASTER (LTREGJDUTJrII-=15) then 15
else 14
State 13:
If (LTimerLo==0 IMASTER then 12
else if MASTER (LTREG OUT HI==0) then 0
else if MASTER (LTREG OUT HI==1) then 1
else if MASTER (LTREG OUT HI==2) then 2
else if MASTER (LTREG OUT HI== 3) then 3
else if MASTER (LTREG OUT HI==4) then 4
else if MASTER (LTREG OUT HI==5) then 5
else if MASTER (LTREG OUT HI== 6) then 6
else if MASTER (LTREG OUT HI==7) then 7
else if MASTER (LTREG OUT HI==8) then 8
else if MASTER (LTREG OUT HI== 9) then 9
else if MASTER (LTREG OUT HI==10 then 10
else if MASTER (LTREG OUT HI==11 then 11
else if MASTER (LTREG OUT HI==12 then 12
else if MASTER (LTREG OUT HI==14 then 14
else if MASTER (LTREG_OUT_HI==15) then 15
else 13
State 12:
If (LTimerLo==0 I MASTER then 11
else if MASTER (LTREG OUT HI==0) then 0
else if MASTER (LTREG OUT HI==1) then 1
else if MASTER (LTREG OUT HI==2) then 2
else if MASTER (LTREG OUT HI==3) then 3
else if MASTER (LTREG OUT HI==4) then 4
else if MASTER (LTREG OUT HI==5) then 5
else if MASTER (LTREG OUT HI== 6) then 6
else if MASTER (LTREG OUT HI==7) then 7
else if MASTER (LTREG OUT HI=-8) then 8
else if MASTER (LTREG OUT HI== 9) then 9
else if MASTER (LTREG OUT HI==10 then 10
else if MASTER (LTREG OUT HI==11 then 11
else if MASTER (LTREG OUT HI== 13) then 13
else if MASTER (LTREG OUT HI==14) then 14
else if MASTER (LTREG OUT HI==15 then 15
else 12
State 11:
If (LTimerLo==0 (MASTER then 10
else if MASTER (LTREG OUT HI==0) then 0
else if MASTER (LTREG OUT HI-=1) then 1
else if MASTER (LTREG OUT HI==2) then 2
else if MASTER (LTREG OUT HI==3) then 3
else if MASTER (LTREG OUT HI==4) then 4
else if MASTER (LTREG OUT HI== 5) then 5
else if MASTER (LTREG OUT HI==6) then 6
else if MASTER (LTREG OUT HI-=7) then 7
else if MASTER (LTREG OUT HI==8) then 8
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State 9:
State 7:
State 6:
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else 11;
0:
If (LTimerLo==0)
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else 10;
If (LTimerLo==0)
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else 9;
If (LTimerLo==0)
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else 8;
If (LTimerLo==0)
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else if MASTER_
else 7;
If (LTimerLo==0)
else if MASTER_
else if MASTER_
else if MASTER
(LTREG OUT HI==9) then 9
(LTREG OUT HI==10) then 10
(LTREG OUT HI==12) then 12
(LTREG OUT HI==13) then 13
(LTREG OUT HI==14) then 14
(LTREGJDUT HI== 15) then 15
i; I MASTER then 9
(LTREG OUT HI==0) then 0
(LTREG OUT HI==1) then 1
(LTREG OUT HI==2) then 2
(LTREG OUT HI==3) then 3
(LTREG OUT HI==4) then 4
(LTREG OUT HI==5) then 5
(LTREG OUT HI-=6) then 6
(LTREG OUT HI==7) then 7
(LTREG OUT HI==8) then 8
(LTREG OUT HI== 9) then 9
(LTREG OUT HI== 11) then 11
(LTREG OUT HI-=12) then 12
(LTREG OUT HI==13) then 13
(LTREG OUT HI==14) then 14
(LTREG OUT HI==15) then 15
(LTREG OUT HI==0) then 0
(LTREG OUT HI==1) then 1
(LTREG OUT HI==2) then 2
(LTREG OUT HI==3) then 3
(LTREG OUT HI==4) then 4
(LTREG OUT HI==5) then 5
(LTREG OUT HI==6) then 6
(LTREG OUT HI==7) then 7
(LTREG OUT HI==8) then 8
(LTREG OUT HI==10) then 10
(LTREG OUT HI--11) then 11
(LTREG OUT HI==12) then 12
(LTREG OUT HI==13) then 13
(LTREG OUT HI==14) then 14
(LTREG OUT HI==15) then 15
1 !MASTER_ then 7
(LTREG OUT HI==0) then 0
(LTREG OUT HI==1) then 1
(LTREG OUT HI==2) then 2
(LTREG OUT HI==3) then 3
(LTREG OUT HI==4) then 4
(LTREG OUT HI==5) then 5
(LTREG OUT HI==6) then 6
(LTREG OUT HI==7) then 7
(LTREG OUT HI==9) then 9
(LTREG OUT HI==10) then 10
(LTREG OUT HI==11) then 11
(LTREG OUT HI==12) then 12
(LTREG OUT HI==13) then 13
(LTREG OUT HI==14) then 14
(LTREG_OUT_HI==15) then 15
(; I MASTER then 6
(LTREG OUT HI==0) then 0
(LTREG OUT HI==1) then 1
(LTREG OUT HI==2) then 2
(LTREG OUT HI==3) then 3
(LTREG OUT HI==4) then 4
(LTREG OUT HI==5) then 5
(LTREG OUT HI==6) then 6
(LTREG OUT HI==8) then 8
(LTREG OUT HI==9) then 9
(LTREG OUT HI==10) then 10
(LTREG OUT HI==11) then 11
(LTREG OUT HI='=12) then 12
(LTREG OUT HI=;=13) then 13
(LTREG OUT HI=;=14) then 14
(LTREG OUT HI=!=15) then 15
IMASTER then 5
(LTREG OUT HI=>=0) then 0
(LTREG OUT HI=!=1) then 1
(LTREG OUT HI===2) then 2
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State 5:
State 4
else if MASTER (LTREG OUT HI==3) then 3
else if MASTER (LTREG OUT HI==4) then 4
else if MASTER (LTREG OUT HI==5) then 5
else if MASTER (LTREG OUT HI== 7) then 7
else if MASTER (LTREG OUT HI== 8) then 8
else if MASTER (LTREG OUT HI== 9) then 9
else if MASTER (LTREG OUT HI== 10) then 10
else if MASTER (LTREG OUT HI== 11) then 11
else if MASTER (LTREG OUT HI==12) then 12
else if MASTER (LTREG OUT HI==13) then 13
else if MASTER (LTREG OUT HI==14) then 14
else if MASTER (LTREG_OUT_HI==15) then 15
else 6;
If (LTimerLo==0 I MASTER then 4
else if MASTER (LTREG OUT HI==0) then 0
else if MASTER (LTREG OUT HI==1) then 1
else if MASTER (LTREG OUT HI==2) then 2
else if MASTER (LTREG OUT HI==3) then 3
else if MASTER (LTREG OUT HI-=4) then 4
else if MASTER (LTREG OUT HI== 6) then 6
else if MASTER (LTREG OUT HI== 7) then 7
else if MASTER (LTREG OUT HI== 8) then 8
else if MASTER (LTREG OUT HI== 9) then 9
else if MASTER (LTREG OUT HI==10) then 10
else if MASTER (LTREG OUT HI==11) then 11
else if MASTER (LTREG OUT HI==12) then 12
else if MASTER (LTREG OUT HI==13) then 13
else if MASTER (LTREG OUT HI--14) then 14
else if MASTER (LTREG_OUT_HI== 15) then 15
else 5;
If (LTimerLo==0 IMASTER then 3
else if MASTER (LTREG OUT HI==0) then 0
else if MASTER (LTREG OUT HI==1) then 1
else if MASTER (LTREG OUT HI==2) then 2
else if MASTER (LTREG OUT HI==3) then 3
else if MASTER (LTREG OUT HI==5) then 5
else if MASTER (LTREG OUT HI== 6) then 6
else if MASTER (LTREG OUT HI== 7) then 7
else if MASTER (LTREG OUT HI== 8) then 8
else if MASTER (LTREG OUT HI== 9) then 9
else if MASTER (LTREG OUT HI==10) then 10
else if MASTER (LTREG OUT HI==11) then 11
else if MASTER (LTREG OUT HI==12) then 12
else if MASTER (LTREG OUT HI==13) then 13
else if MASTER (LTREG OUT HI==14) then 14
else if MASTER (LTREG_OUT_HI==15) then 15
else 4;
If (LTimerLo==0 S IMASTER then 2
else if MASTER (LTREG OUT HI==0) then 0
else if MASTER (LTREG OUT HI==1) then 1
else if MASTER (LTREG OUT HI==2) then 2
else if MASTER (LTREG OUT HI-=4) then 4
else if MASTER (LTREG OUT HI==5) then 5
else if MASTER (LTREG OUT HI-=6) then 6
else if MASTER (LTREG OUT HI==7) then 7
else if MASTER (LTREG OUT HI-=8) then 8
else if MASTER (LTREG OUT HI==9) then 9
else if MASTER (LTREG OUT HI==10) then 10
else if MASTER (LTREG OUT HI==11) then 11
else if MASTER (LTREG OUT HI-= 12) then 12
else if MASTER (LTREG OUT HI==13) then 13
else if MASTER (LTREG OUT HI==14) then 14
else if MASTER (LTREG_OUT_HI== 15) then 15
else 3;
If (LTimerLo==0 i IMASTER then 1
else if MASTER (LTREG OUT HI==0) then 0
else if MASTER (LTREG OUT HI==1) then 1
else if MASTER (LTREG OUT HI==3) then 3
else if MASTER (LTREG OUT HI== 4) then 4
else if MASTER (LTREG OUT HI==5) then 5
else if MASTER (LTREG OUT HI== 6) then 6
else if MASTER (LTREG OUT HI==7) then 7
else if MASTER (LTREG OUT HI==8) then 8
else if MASTER (LTREG OUT HI==9) then 9
else if MASTER (LTREG OUT HI==10) then 10
else if MASTER (LTREG OUT HI==11) then 11
else if MASTER (LTREG OUT HI== 12) then 12
else if MASTER (LTREG OUT HI==13) then 13
else if MASTER (LTREG OUT HI-=14) then 14
else if MASTER (LTREG OUT HI==15) then 15
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State 1:
5tate 0
If (LTimerLo==0) 5 IMASTER then 0
else if MASTER (LTFXG OUT HI==0) then 0
else if MASTER (LTREG OUT HI==2) then 2
else if MASTER (LTREG OUT HI==3) then 3
else if MASTER (LTREG OUT HI==4) then 4
else if MASTEP. (LTREG OUT HI==5) then 5
else if MASTER (LTREG OUT HI==6) then 6
else if MASTER 'LTPEG OUT HI==7) then 7
else if MASTEP. _ (LTPEG OUT HI==8) then 8
else if MASTER (LTFEG OUT HI== 9) tner. 9
else if MASTER (LTREG OUT HI==10) then 10
else if MASTER (LTREG OUT HI==11) then 11
else if MASTER_ (LTREG OUT HI==12) then 12
else if MASTER (LTREG OUT HI==13) then 13
else if MASTER (LTPEG OUT HI==14) then 14
else if MASTER_ 'LTP.EG OUT HI-=15) then 15
else 1;
If :I4AS:lER thei . 0
else if MASTER (LTREG OUT HI==1) then 1
else if MASTER (LTREG OUT HI==2) then 2
else if MASTER (LTREG OUT HI==3) then 3
else if MASTER (LTREG OUT HI==4) then 4
else if MASTER 'LCPJEG OUT HI==5) then 5
else if MASTER 'LTP-EG CUT HI==6) zhen 6
else if (LTPZG OUT HI==7) zhen 7
else if MASTER (LTPiG OUT HI==8) then 8
else if MASTER (LTREG OUT HI==9) then 9
else if MASTER (LTREG OUT HI==10) then 10
else if MASTER (LTREG OUT HI==11) then 11
else if MASTER (LTREG OUT hi==12) then 12
else if MASTER 'LTREG OUT HI==13) then 13
else if MASTER 'LTREG OUT HI-=14) then 14
else if MASTER 'LTP.EG OUT HI==15, then 15
end DECODE
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5.3.4. PARK) PLD
module PARIO flag'-r3'
title 'Parallel I/O Interface Controller for PCI Based PCI I/O board
Sheet 6 of Schematic Diagrams
" This PLD implements the following functionality on the PCI Parallel
" Interface Add-In Board:
" Implements the Parallel Interface State Machine which controls data access to the
" 4K byte Input/Output FIFO Buffers. The Input/Output FIFO Buffers are 32-Bits
"
wide on the PCI Interface Side and 8-Bits wide on the I/O Side.
" This PLD provides fourteen (14) Control pins which may be defined by the user. This
"
enables the designer to implement a complete custom interface
" without adding any additional devices other than the required drivers for the
" interface selected. In some cases the signal CONTROLx is inserted into equations to
" indicate that one or more of the interface control strobes should be used to control
" the particular equation. This design file may be used as a template, but it is up to the
" designer to make sure that the interface can be properly implemented in this device.
" Declarations
device 'ifx780fp' ;
Local PCI Interface Input Pins
BCLK
BRST_
LA2
LA3
LA4
LA5
LA6
LA7
I_CTL_WR_
I_STA_RD_
DMA ACK
pin 118
pin 1
pm 2
pin 3
pin 4
pin 5
pin 33
pin 34
pin 35
pin 36
pin 37
"Buffered (up to 33Mhz) PCI Bus Clock
"Local Active Low PCI Reset
"Local Demultiplexed Address Bit 2
"Local Demultiplexed Address Bit 3
"Local Demultiplexed Address Bit 4
"Local Demultiplexed Address Bit 5
"Local Demultiplexed Address Bit 6
"Local Demultiplexed Address Bit 7
"IO Control Address Space Write*
"IO Status Address Space Read*
"DMA Cycle Acknowledge
Local PCI Interface Output Pins
PAR_INTRQ
DMA_REQUEST_
DMA BREQUEST
pin 106
pin 7 8
pin 47
"IO Interface PCI Interrupt Request
"FIFO DMA Request*
"FIFO DMA Burst Request*
Parallel Interface Input Pins
I_WRJSTROBE_
I_RD_STROBE_
I_RD_STBAGN_
I_WR_STROBES_
I RD STROBES
pin 96
pin 38
pin 67
pm 63
pin 64
"Parallel Interface Byte Write Strobe*
"Parallel Interface Byte Read Strobe*
"Parallel Interface Byte Read Clock (I_RD_STROBE_)
"Parallel Byte Write Strobe Synced to BCLK*
"Parallel Byte Read Strobe Synced to BCLK*
Parallel Interface Output Pins
pin 79; "Parallel Interface Buffer Empty Status*
I_FULL_ pin 95; "Parallel Interface Buffer Half Status*
I_HALF_FULL_ pin 80; "Parallel Interface Buffer Half Full Status*
node 32; "Parallel Interface Buried Debug Control
I_REQUEST node 31; "Parallel Interface Buried Request Control
"This is a Software control pin
"used for diagnostic purposes.
Parallel Interface User Defined Pins
I_CONTROLl
IJCONTROL2
IJCONTROL3
IJCONTROL4
IJCONTROL5
I_CONTROL6
I CONTROL7
IJ.ONTROL8
I_CONTROL9
I_CONTROL10
IJCONTROL11
IJCONTROL12
IJCONTROL13
I CONTROL14
pin 7
pin 14
pin 68
pin 69
pm 109
pin 24
pin 92
pm 94
pm 25
pm 91
pin 108
pin 107
pin B
pin 114
"Parallel Interface User
"Parallel Interface User
"Parallel Interface User
"Parallel Interface User
"Parallel Interface User
"Parallel Interface User
"Parallel Interface User
"Parallel Interface User
"Input Status Connection
"Parallel Interface User
"Parallel Interface User
"Parallel Interface User
"Parallel Interface User
"Parallel Interface User
Defined Control
Defined Control
Defined Control
Defined Control
Defined Control
Defined Control
Defined Control
Defined Control 8
from Scanner or Marker
Defined Control 9
Defined Control
Defined Control
Defined Control 13
Defined Control 14
11
12
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FIFO Interface Input Pins
IFIFOBO FULL pin 98 "Inout FIFO Byte 0 Full Status*
IFIFOB1 FULL pm 97 "Input FIFO Byte 1 Full Status*
IFIFOB2 FULL pm 70 "Input FIFO Byte 2 Full Status*
IFIFOB3 FULL pm 71 "Input FIFO Byte 3 Full Status*
IFIFOBO EMPTY pm 59 "Input FIFO Byte 0 Empty Status*
IF_.OBI EMPTY Din 100 "Input FIFO Byte 1 Empty StatJ3=
ItiFOSI EMPTY pin 101 "Input FIFO Byte 2 Empty Status*
IFIPOB3 EMFIY om 102 "Input FIFO Byte 3 Empty Status*
IFIFOBO HALFF pin 103 "Input FIFO Byte 0 Half Full Status*
IFIFOB1 HALFF pm 104 "Itcut FIFO Byte 1 Half Full Status*
IFIFOB2 HALFF pin 32 "Input FIFO Byte 2 Half Full Status*
IFIFOE3 HALFF pm 31 "Input FIFO Byte 3 Half Full Status*
IFIFOB3 AF AEB pm 6 "Input FIFO Byte 3 Almost Full Status*
OFIFOBO FULL pin 13 "Output FIFO Eyt= 0 Fuj.1 Staz_3 =
OETFOB1 FULL pin 16 "Output FIFO Byte 1 Full Status*
OETPOB2 FULL pm 105 "Output FIFO Byte 2 Full Status*
OETFOB3 FULL pin 115 "Cutout FIFO Eyt. 3 Full Status*
OFIFOBO EMPTY pm 39 "Output FIFO Byte 0 Empty Status*
OFIFOE1 EMPTY pm 40 "Output FIFO Byt. 1 Empty Status*
OFIFOB2 EMPTY pm 41 "Output FIFO Byte 2 Empty Status*
OFIF033 EMPTY pm 42 "Output F_ " Eyt= 3 EmDty Status*
OFIFOBO HALFF piB 43 "Output FIFC p-,-_ 0 Half Full Status*
OETFOB1 HALFF pin 45 "Output FIFO Byts 1 Half Full Status-
OFIFOB2 HALFF pin 72 "Output FIFO Byte 2 Half Full Status*
OFIFOB3 HALFF pin 73 "Output FIFO Byt. 3 Half Full Status*
OFIFOB3 AF AEA pm 74 "Output FIFO Byte 3 Almost Full Status
interface Output Pins
OFTFOB0_RD_
OFIFOBl_RD_
OFIFOB2_RD_
OFIFOB3 RD
pin 124
pin 127
pin 128
pin 126
"Output FIFO Byte 0 Read Strobe*
"Output FIFO Byte 1 Read Strobe*
"Output FIFO Byte 2 Read Strobe*
"Output FIFO Byte 3 Read Strobe*
IFIFOB0_WR_
IFIFOBl_WR_
IFIFOB2_WP._
IFIFOS 3 WR
pin 129
pin 122
pin 123
tin 121
"Input FIFO Byte 0 Write Strobe*
"Input FIFO Byte 1 Write Strobe*
"Input FIFO Byte 2 Write Strobe*
"Input FIFO Byte 3 Write Sfrcce*
PCI Bidirectional Local Data Bits LSB
BAD7
BAD6
BAD5
BAD4
BAD3
BAD2
BAD1
BAD0
pin 89; "Local Data Bit 7
pin 82; "Local Data Bit 6
pin 88; "Local Data Bit 5
Din 81; "Local Data Bit 4
pin 90; "Local Data Bit 3
pin 49; "Local Data Bit 2
pin 22; "Local Data Bit 1
pin 48; "Local Data Bit 0
Parallel Interface Bidirectional Parallel Data Bus (Data Connection To Transceivers)
IPD7
IPD7_IN
IPD6
IPD6_IN
IPD5
IPD5_IN
IPD4
IPD4_IN
IPD3
IPD3_IN
IPD2
pin 10; "Parallel Data Bit 7
pin 10; "Parallel Data Bit 7
pin 28; "Parallel Data Bit 6
pin 28; "Parallel Data Bit 6
pm 30; "Parallel Data Bit 5
pin 30; "Parallel Data Bit 5
pin 29; "Parallel Data Bit 4
pm 29; "Parallel Data Bit 4
pin 9; "Parallel Data Bit 3
pin 9; "Parallel Data Bit 3
pin 76; "Parallel Data Bit 2
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IPD2_IN
IPD1
IPD1_IN
IPDO
IPDO IN
pm 76
pm 26
pin 26
pin 46
pin 46
"Parallel Data Bit 2
"Parallel Data Bit 1
"Parallel Data Bit 1
"Parallel Data Bit 0
"Parallel Data Bit 0
Parallel Interface Bidirectional Parallel Data Bus (Data Connection To FIFOs)
FPD7
FPD6
FPD5
FPD4
FPD3
FPD2
FPD1
FPDO
pin 54 "Parallel Data Bit 7
pin 58 "Parallel Data Bit 6
pin 55 "Parallel Data Bit 5
pin 60 "Parallel Data Bit 4
pin 56 "Parallel Data Bit 3
pin 61 "Parallel Data Bit 2
pin 57 "Parallel Data Bit 1
pin 62 "Parallel Data Bit 0
Parallel Interface State Machine Internal (Buried) State Registers
FIFOJOP
PAR_S3
PAR_S2
PAR_S1
PAR^S0
node 16
node 13
node 6
node 105
node 115
"Parallel Interface FIFO Operation Flag
"Parallel Interface Internal State Register 3
"Parallel Interface Internal State Register 2
"Parallel Interface Internal State Register 1
"Parallel Interface Internal State Register 0
FIFO Buffer Mode Control Outputs
FIFO_SAB
FIFO_SBA
FIFO_B3GAB
FIFO_B2GAB
FIFOJ31GAB
FIFO BOGAB
pin 130
pin 112
pin 120
pin 113
pin 15
pin 111
"FIFO A to B Transceiver
"FIFO B to A Transceiver
"FIFO Byte 3 Data Output
"FIFO Byte 2 Data Output
"FIFO Byte 1 Data Output
"FIFO Byte 0 Data Output
Mode Control
Mode Control
Enable Control
Enable Control
Enable Control
Enable Control
Outputs and Feedback Terms
IFIFOJ.BF
PDBUS
'
ENABLE
P_DATACLKO
P DATACLKI
pin 75; "Input FIFO Define B Flag Strobe*
pin 23; "P-Term to Enable driving PD Bus
pin 12 ; "Combinatorial Clock Eq to Drive Data
"onto IPD Bus
pin 52; "Clock Input to Drive Data onto IPD Bus
Set Definitions and Constants
H,L,X,C,K,Z, SIMULATE 1,0, .X., .C, .K. , .Z. ,0;
I_DEBUG istype 'buffer, pos, reg';
I_REQUEST istype 'buffer, pos, reg';
FIFOJOP istype 'buffer, pos, reg';
PAR_S3 istype 'buffer, pos, reg':
PAR_S2 istype 'buffer, pos, reg';
PAR_S1 istype 'buffer, pos, reg':
PAR_S0 istype 'buffer, pos, reg':
IO_AddrIn [ LA5 , LA4 , LA3 , LA2 ] ;
IO_Address
Status
Vector
LoopBackOut
LoopBackOutO
LoopBackOutl
LoopBackOut2
LoopBackOut3
LoopBackln
LoopBacklnO
LoopBacklnl
LoopBackIn2
LoopBackIn3
FIFO_Status0
FIFO_Statusl
FIFO_Status2
FIFO Status3
[ LA7 LA6 LA5 LA4 LA3 LA2 ] ,
[ x 0 0 0 0 0 ] ,
[ x 0 0 0 0 l ] ;
[ x 0 0 1 X x ] ;
[ x 0 0 1 0 0 ] ,
[ x 0 0 1 0 1 ] -
[ x 0 0 1 1 0 ] ,
[ x 0 0 1 1 1 ] -
[ x 0 1 0 X x ] ,
[ x 0 1 0 0 0 ];
[ x 0 1 0 0 i ] ;
[ x 0 1 0 1 o ] ;
[ x 0 1 0 1 i ] .
[ x 0 1 1 0 o ] ,
[ x 0 1 1 0 l ] ,
[ x 0 1 1 1 o ] ,
[ x 0 1 1 1 1 ] ;
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IFTFO_FLAG [X, 1, 0, 1, 0, 1];
IO_Mode [ , I_HS_MODE] ;
FIFO Input [ 0 0 ]
FIFO Output = [ 1 0 ]
HS Input [ 0 1 ]
HS Output [ 1 1 "!
IFIFO_Status [IFIFOB3_FULL_ , IFIF032_FULL_ , I FI FOBl_FULL_ , IFTFOB0_P-IL_,
IFIFOB3_EMFTY_, IFIFOB2J_MPTY_, IFIFOBl_EMPTY_, IFIFOBC_EMPTY_,
IFIFCB3_HALFF_, IFIFOB2_HALFF_, IFIFOBl_HALFF_, IFIFC30J-IALFF_,
IFIFOB3_AF_AEE, I FI FOB3_AF_AEB , IFIFOB3_AF_AEE, IFIFOB3_AF_AEBj ;
OFIFO_Status [OFTFOB3_FULL_ ,OFIFOB2_FULL_ , OFIFOEI_FULL_ , OFIFOB ._FULL_,
OETPDB3_E_ .PTY_, OETFOB2__MPTY_, OFIFOBl_EMPTY_, OFIFOE0_EM?TY_,
OFTF033_HALFF_, OFIFOB2_HALFF_, OFIFOBl_HALFF_, OF~FOB._HALFF_,
OFIFOB3 AF AEA,0_TFOB3 AF AEA,OFTFOB3 AF_AE.., OFIEOB3_AF_AEA] ;
Full 0, 0, 0, o, A, X, X, X, x. x, x, X
Empty Y-, X, X, x, c. 0, 0, 0, x, x, x,
ICotEmpty X, x. X, X, 1, 1, 1, 1, X, X, X,
HalfEuIl 1, _, _, 1
AlmostEmpty X, x, <*., A, A, A, A, A, 0, X, X, 7.
AlmostFull X, V X, X, X, x, X, X, 1, X, X, X
X, X, X
1 , X , X
1, X, X
x 1,
X ],
x
. ,
x ] ,
X ];
X ];
"FIFO Status operates as follows :
When the FIFO is Almost Empty or Almost Full bits(7s3) are HIGH.
" When the FIFO' is Half or More Full bits (6s2) are HIGH.
" When zhe FIFO is FULL bits (5.1) are IJT/EF.TED to be HIGH.
" When the FIFO is EMPTY cits (4.0) are ILr/EP.TED to be HIGH.
FTFOB0_Status = [IFIFOB3_AF_AEE,I_TFOB0_HALFF_, !I_TFOB0_
OFTFOB3 AF AEA, OFIFOBO HALFF , (OFIFOBO
FIFOBl_Status
FIFOB2_Status
FIFOB3_Status
IVector
Local Data
:e3_af_aee. FOB
^ HALE
[IFIFOB3_AF_AEE, IFIFOB2_HALFF_, I IFIFOE2_
OFIFOB3_AF_A__., CFIFC32_HALFF_, ! OFIFOB2_
[IFIFOB3_AF_AEB, IFTFOB3_HALFF_, ! IFTFOB3_
OFIFOB3_AF_AEA, OFIFOB3_HALFF_, !OFIFOB3
[BAD7. .BAD0];
[BAD7. .BAD0] ;
[BD7. .?D0] ;
FULL , : IFIFOBO E34PTY
FULL , : OFIFOBO
F34PT'''
FULL , (IFTFOB1 E24PTY
_YLL_, :OFIFOBl_ EMPTY
full", i0FIF03_;
_EMPTY_
C4PTY
FULL , IIFIFOB3 EMPTY
FULL , (OFIFOB3 EMPTY
Parallel Interface State Machine
User defined state machine would be inserted here .
" Equations
equations
"equations for generating Interface FIFO status signals
!I__MPTY_ := (IFIP0_StatU3 == Empty);
I_EMPTY_.CLK = BCLK;
I_EMPTY_.AR = !BRST_,
I_EMPTY_.OE 1;
. I_F_L!_ := !IFIFO_Statu3 == Full);
I_riLL_.CLK BCLK;
I_FULL_ . AR i BRST_;
I_FULL_.OE 1;
! I_HALF_FULL_ := (IETFO_Status == HalfFull) ;
I_HALF_FULL_.CLK = BCLK;
IJ_ALF_FULL_.AP. !BRST_,
I HALF FJLL . OE 1;
I_REQUEST := BAD7 S BPST_;
I_REQUEST.CLK ! I_CTL_WR_ S (IO_Address
I~REQUEST . AR ! BRST_ ;
I REQUEST. OE SIMULATE;
Status) ;
I DEBUG := BAD5 - BRST
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IJDEBUG.CLK
I_DEBUG.AR
I DEBUG. OE
! I
_CTL_WR_
!BRST_;
SIMULATE;
- (IO Address Status) ;
"equations for accessing internal registers
BAD7 IJREQUEST
IFIFOB3_AF_AEB
IFIFOB3_AF_AEB
IFIFOB3_AF_AEB
IFIFOB3_AF_AEB
PD7
LIO STA RD ;
(IO_Address
(IO_Address
(IO_Address
(IO_Address
(IO_Address
(IO Address
Status)
FIFOjStatusO)
FIFO_Statusl)
FIFO_Status2)
FIFO_Status3)
LoopBackOut) ;
BAD6
BAD6.0E
IJCONTROLx
IFIFOB0_HALFF_
IFIFOBl_HALFF_
IFIFOB2_HALFF_
IFIFOB3_HALFF_
PD6
!IO STA RD ;
(IO_Address
(IO_Address
(IO_Address
(IO_Address
(IO_Address
(IO Address
Status)
FIFO_Status0)
FIFO_Statusl)
FIFO_Status2)
FIFO_Status3)
LoopBackOut) ;
BAD5
BAD5.0E
IJCONTROLx
!IFIFOB0_FULL_
! IFIFOBl_FULL_
!IFIFOB2_FULL_
!IFIFOB3_FULL_
PD5
!IO STA RD ;
(IO_Address
(IO_Address
(IO_Address
(IO_Address
(IO_Address
(IO Address
Status)
FIFOjStatusO)
FIFO_Statusl)
FIFO_Status2)
FIFO_Status3)
LoopBackOut) ;
IJCONTROLx
!IFIFOB0_EMPTY_
!IFIFOBl_EMPTY_
!IFIFOB2_EMPTY_
! IFIFOB3_EMPTY_
PD4
!IO STA RD ;
(IO_Address
(IO_Address
(IO_Address
(IO_Address
(IO_Address
(IO Address
Status)
FIFOjStatusO)
FIFOJStatusl)
FIFO_Status2)
FIFO_Status3)
LoopBackOut) ;
BAD3.0E
IJCONTROLx
# OFIFOB3_AF_AEA
# OFIFOB3_AF_AEA
# OFIFOB3_AF_AEA
# OFIFOB3_AF_AEA
* PD3
!IO STA RD ;
(IO__Address
(IO_Address
(IO_Address
(IO_Address
(IO_Address
(IO Address
Status)
FIFOjStatusO)
FIFOjStatusl)
FIFO_Status2)
FIFO_Status3)
LoopBackOut) ;
BAD2 . OE
I_CONTROLx
OFIFOB0JLALFF_
OFIFOBl_HALFF_
OFIFOB2_HALFF_
OFIFOB3jHALFF_
PD2
!IO STA RD ;
(IO_Address
(IO_Address
(IO_Address
(IO_Address
(IO_Address
(IO Address
Status)
FIFO_StatusO)
FIFOjStatusl)
FIFO_Status2)
FIFO_Status3)
LoopBackOut) ;
#
#
BADl.OE =
IJCONTROLx
!OFIFOB0_FULL_
!OFIFOBl_FULL_
!OFIFOB2_FULL
PD1
!IO STA RD ;
(IO_Address
(IO_Address
(IO_Address
(IO_Address
(IO_Address
(IO Address
Status)
FIFO_StatusO)
FIFO_Statusl)
FIFO_Status2)
FIFO_Status3)
LoopBackOut) ;
BADO.OE
I_CONTROLx
!OFIFOB0_EMPTY_
!OFIFOBl_EMPTY_
!OFIFOB2_EMPTY_
!OFIFOB3_EMPTY_
PDO
!IO STA RD ;
(IO_Address
(IO_Address
(IO_Address
(IO_Address
(IO_Address
(IO_Address
Status)
FIFOjStatusO)
FIFO_Statusl)
FIFO_Status2)
FIFO_Status3)
LoopBackOut) ;
"Equations to allow programmming of the Input FIFO Almost Empty/Almost Full Flag
PDBUS_ENABLE = IFIFO_DBF S ! CONTROLX & ! IO_CTL_WR_ S (IO_Address == IFIFO_FLAG)
* !IO_CTL_WR_ (IO_Address == LoopBackln)
* CONTROLX S "! ,
PD7 = BAD7 (CONTROLX
* IPD7_IN CONTROLX;
PD7 . OE PDBUS_ENABLE ;
PD6 BAD6 S (CONTROLX
# IPD6_IN CONTROLX;
PD6.0E PDBUS ENABLE;
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PD5 BAD5 (CONTROLX
* IPD5_IN CONTROLX;
PD5 . OE PDBUSJEMABLE ;
PD4 = BAD4 (CONTROLX
* IPD4IN CONTROLX;
PD4 . OE PDBUS_ENABLE ;
PD3 BAD3 4 (CONTROLX
t IPD3_IN CONTROLX;
ED3.0E PDBUS_ENABLE;
PD2 BAD2 S i CONTROLX
* IPD2_IN CONTROLX;
PD2.0E PDBUS_ENABLE;
PD1 = BAD1 (CONTROLX
* IPD1_IN CONTROLX;
PDl.OE PDBUS_ENABLE;
PDO = BADO ! CONTROLX
* IPD0_IN CONTROLX;
PDO.OE PDBUS ENABLE;
IPD7 :
IPD7.CLK
IPD7.0E
PD7;
P_DATACLKI ;
CONTROLX. fb;
IPD6 :
IPD6.CLK
IPD6.0E
PD6;
P_DATACLKI;
CONTROLX. fb;
IPD5 :
IPD5.CLK
IPD5-OE
PD5;
P_DATACLKI ;
CONTROLX . fc ;
IPD4 :
IPD4.CLK
IPD4.0E
PD4;
P_DATACLKI ;
CONTROLX. fb;
IPD3 :
IPD3 . CL?7
IPD3.0E
PD3;
P_DATACLKI ;
CONTROLX . fc ;
IPD2 :
IPD2 . CLK
IPD2.0E
PD2;
P_DATACLKI ;
CONTROLX. fb;
IPD1 :
IPD1.CLK
IPDl.OE
PD1;
P_DATACLKI ;
CONTROLX. fb;
IPDO
IPDO. CLK
IPDO.OE
PDO;
P_DATACLKI ;
CONTROLX. fb;
"Clock, Output Enable and Reset Equations for Parallel Interface State Machine
FIFO OP. CLK
FIFO OP.AR
FIFOJOP. OE
BCLK;
(BRST ;
SIMULATE;
PAR S3. CLK
PAR S3.AR
PAR_S3.0E
= BCLK;
(BRST ;
SIMULATE;
PAR S2.CLK
PAP. S2.AR
PAR_S2 . OE
BCLK;
(BRST ;
SIMULATE;
PAP. SI. CLK
PAR Sl.AP.
PAR_SLOE
BCLK;
(BRST ;
= SIMULATE;
PAR SO. CLK
PAR SO.AR
PAR SO.OE
- BCLK;
= (BRST ;
= SIMULATE;
"Equations for FIFO Input/Output on Parallel Interface Side
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"OFIFOBx_RD_ signals are based upon control signals and State Machine Transitions
"IFIFOBx_WR_ signals are based upon control signals and State Machine Transitions
"Equations for generating DMA Requests to DMA Controller on PCI Side
DMA_BREOUEST_.CLK BCLK;
DMA_BREQUEST_.OE 1;
DMA_BREQUEST
_
. ASET ! BRST_ ;
! DMA_BREQUEST_ := (OFIFOJStatus != AlmostFull) ! DMA_BREQUEST_
* (OFIFO_Status == AlmostEmpty) DMA_BREQUEST_
# (IFIFOjStatus != AlmostEmpty) ! DMA_BREQUEST_
# (IFIFOjStatus == AlmostFull) DMA_BREQUEST_;
DMA_REQUEST_ . CLK BCLK;
DMAJREQUEST_ . OE 1 ;
DMAJREQUEST_ . ASET ! BRST_ ;
! DMA_REQUEST_ := (IFIFOjStatus == NotEmpty) (IJCONTROLx
* (IFIFO_Status == NotEmpty) (IJCONTROLx;
"Equations for generating Parallel Interface Interrupt Requests
PARJINTRQ := ! IJCONTROLx ;
PAR_INTRQ.CLK = BCLK;
PAR_INTRQ.OE 1;
"Equations for synchronizing Parallel Interface FIFO Read and Write Strobes to BCLK
! I_WR_STROBES_ := ! I_WR_STROBE_;
1 1_RD_STROBES_ := ! I_RD_STROBE_;
I_WR_STROBES_.CLK = BCLK;
I_WR_STROBES_.OE = 1;
I_RD_STROBES_.CLK = BCLK;
IJ3D_STROBES_.OE = 1;
"Equations for controlling FIFO transceivers mode and direction
"FIFO_B0GABx signals would be controlled based upon state machine design;
FIFO_SAB 1;
FIFO_SBA 1 ;
end PARIO
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